2025
|
Invention
|
Method of operating a shared well integrated circuit.
A method of operating an IC includes recei... |
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor structure includes a subs... |
|
Invention
|
Integrated circuit with constrained metal line arrangement and method of making.
A method of mak... |
|
Invention
|
Method of making electrostatic discharge protection cell and antenna integrated with through sili... |
|
Invention
|
Integrated circuit and manufacturing method thereof.
A method, comprising forming an integrated ... |
|
Invention
|
Integrated circuit and method of manufacturing same.
An integrated circuit includes a Schmitt tr... |
|
Invention
|
Integrated circuit, method of fabricating the same, and method of operating the same.
An integra... |
|
Invention
|
Pin diode detector, method of making the same, and system including the same.
A PIN diode detect... |
|
Invention
|
Level shifter circuit and method of operating the same.
An integrated circuit includes a first r... |
|
Invention
|
Circuit and method of operating the same.
A circuit includes a power management circuit configur... |
2024
|
Invention
|
Memory circuit and method of operating the same.
A memory circuit includes a NAND logic gate con... |
|
Invention
|
Shared decoder circuit and method.
A memory circuit includes a control circuit configured to rec... |
|
Invention
|
Signal generator for controlling timing of signal in memory device.
A device includes a first me... |
|
Invention
|
Timing control circuit of memory device with tracking word line and tracking bit line.
A circuit... |
|
Invention
|
Memory device.
A memory device includes a first memory array, a first isolation cell abutting a ... |
|
Invention
|
Memory device and operating method thereof.
A memory device, comprising: a first driving circuit... |
|
Invention
|
Memory device.
A memory device includes a memory array, a first latch and a first logic element.... |
|
Invention
|
Integrated circuit.
An integrated circuit includes first to second transistors and a resistive d... |
|
Invention
|
Method of making semiconductor device having a thermal contact.
A method of making an integrated... |
|
Invention
|
Integrated circuit with drain well having multiple zones and method of making.
An integrated cir... |
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor device includes substrate... |
|
Invention
|
Slew rate control circuit and method.
In a method of operating a circuit, at a beginning of a fi... |
|
Invention
|
Level shifting circuit manufacturing method.
A method of generating an integrated circuit (IC) l... |
|
Invention
|
Display device and method of fabricating the same.
An organic light emitting diode display inclu... |
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor device includes a source ... |
|
Invention
|
Substrate processing system, load device and method.
A system includes at least one sensor and a... |
|
Invention
|
Method of operating circuit, and semiconductor device.
A method includes receiving a first power... |
|
Invention
|
System and method of power management in memory design.
A device includes a virtual power line d... |
|
Invention
|
Integrated circuit and an operation method thereof.
An integrated circuit includes a control cir... |
|
Invention
|
Laterally diffused mosfet and method of fabricating the same.
A semiconductor device includes a ... |
|
Invention
|
Semiconductor device and manufacturing method thereof.
A capacitor includes a first spiral elect... |
|
Invention
|
Static random access memory with adaptive precharge signal generated in response to tracking oper... |
|
Invention
|
Memory device and method of operating the same.
A device includes a first memory bank and a seco... |
|
Invention
|
Semiconductor device with doped region between gate and drain.
A semiconductor device includes a... |
|
Invention
|
Linear voltage regulator circuit and multiple output voltages.
A device includes a voltage regul... |
|
Invention
|
Position detection system and operating method thereof.
A method includes placing a semiconducto... |
|
Invention
|
Apparatus and method for handling wafer storage box.
A method includes placing a wafer storage b... |
|
Invention
|
Integrated circuit and method for forming the same.
An integrated circuit includes a substrate. ... |
|
Invention
|
Converter and method for forming the same.
A converter includes a substrate, a first transistor,... |
2023
|
Invention
|
Wafer acceptance test tool and test method using thereof.
A method includes pressing probes agai... |
|
Invention
|
Lateral diffusion metal oxide semiconductor (ldmos) transistor and method of making.
A lateral d... |
|
Invention
|
Dryer tool and operation method thereof.
A method includes placing a ring-shaped bearing on a cy... |
|
Invention
|
System and method for wafer wet process.
A method includes placing a wafer in a process bath fil... |
|
Invention
|
Resistive-network cell region, built-in self-tester including same, semiconductor device includin... |
|
Invention
|
Method for manufacturing capacitor structure.
A method includes forming a bottom electrode of a ... |
|
Invention
|
Wafer manufacturing system and method for manufacturing wafers.
A method for manufacturing wafer... |
|
Invention
|
Factory system and method for forming semiconductor structure.
A method includes performing a co... |
|
Invention
|
System and method for semiconductor fabricating process.
A method includes using a first pump ap... |