|
2025
|
Invention
|
Sram internal dft circuit without output hold degradation.
A semiconductor device and a method o... |
|
|
Invention
|
Semiconductor device structure and methods of forming the same.
A semiconductor device structure... |
|
|
Invention
|
Piezoelectric device with hydrogen getter.
The present disclosure, in some embodiments, relates ... |
|
|
Invention
|
Gate structures in semiconductor devices.
A method includes depositing a high-k gate dielectric ... |
|
|
Invention
|
Die and package structure.
A die includes a substrate, a conductive pad, a connector a protectio... |
|
|
Invention
|
Amorphous bottom electrode structure for mim capacitors.
Various embodiments of the present disc... |
|
|
Invention
|
Semiconductor processing tool and methods of operation.
Some implementations described herein in... |
|
|
Invention
|
Protection liner on interconnect wire to enlarge processing window for overlying interconnect via... |
|
|
Invention
|
Device having a contiguous multi-section fin-cut isolation.
A method includes forming fins exten... |
|
|
Invention
|
Interconnect structure for multi-thickness semiconductor device.
The present disclosure relates ... |
|
|
Invention
|
Semiconductor structure with capping member containing oxynitride layer and method of manufacturi... |
|
|
G/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; a... |
|
|
Invention
|
Integrated circuit having filler cell and method of fabricating the same.
An integrated circuit ... |
|
|
Invention
|
Stacked transistor memory cells and methods of forming the same.
A memory device includes a firs... |
|
|
Invention
|
Three-dimensional memory device with bit line transistor.
A circuit includes a first bit line, a... |
|
|
Invention
|
Cell region having source region location-restrictions and drain region location-restrictions and... |
|
|
Invention
|
Memory device and method of forming the same.
A device includes a cross-latch, a first, second, ... |
|
|
Invention
|
Semiconductor device including cfet and method of fabricating the same.
A semiconductor device i... |
|
|
Invention
|
Memory structures with elevated source and drain designs and methods of fabricating the same.
A ... |
|
|
Invention
|
Euv photomasks and manufacturing method thereof.
A method of manufacturing a photomask includes ... |
|
|
G/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits Product resear... |
|
|
Invention
|
Integrated circuit device and method of manufacturing.
Various CFET in-cell MOL connections for ... |
|
|
Invention
|
Semiconductor package and methods of forming the same.
In an embodiment, a method includes: form... |
|
|
Invention
|
Semiconductor device structure and methods of forming the same.
Embodiments of the present discl... |
|
|
Invention
|
Ic device, layout, and method.
An IC device includes isolation structures extending between two ... |
|
|
Invention
|
Channel isolation structures in stacking transistors.
Channel isolation structures and methods o... |
|
|
Invention
|
Heat dissipation structure for integrated circuit packages.
A package structure according to the... |
|
2024
|
Invention
|
Adhesive tape application system to modify the adhesive strength of the adhesive tape and method ... |
|
|
Invention
|
Cell region having vg-contact-free and vd-contact-free tracks and method of manufacturing same.
... |
|
|
Invention
|
Asymmetric memory structures and methods of fabricating the same.
A memory device includes a cha... |
|
|
Invention
|
Memory circuits and methods for encoder/decoder dual mode for compute-in-memory.
An integrated c... |
|
|
Invention
|
Methods of forming weak sram pfets in mcfets and the structures thereof.
A method includes formi... |
|
|
Invention
|
Semiconductor device with reverse current protection.
A semiconductor device includes an n-type ... |
|
|
G/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; i... |
|
|
Invention
|
Semiconductor structure and manufacturing method thereof.
In an embodiment, a method of forming ... |
|
|
Invention
|
Micro-electro-mechanical system device and manufacturing methods of mems device and semiconductor... |
|
|
Invention
|
Interconnect structure having metal features with different volume and materials, and method for ... |
|
|
Invention
|
Semiconductor structure and method for manufacturing the same.
A method for manufacturing a semi... |
|
|
Invention
|
Semiconductor structure and manufacturing method thereof.
A semiconductor structure includes a s... |
|
|
Invention
|
Device and method for processing semiconductor structure.
A device includes a chuck. The chuck h... |
|
|
Invention
|
Semiconductor structure and method of manufacturing the same.
A semiconductor structure is provi... |
|
|
Invention
|
Semiconductor device and methods of formation.
A high-voltage transistor includes an asymmetric ... |
|
|
Invention
|
Semiconductor structure including source/drain portions with reduced crystal defects and methods ... |
|
|
Invention
|
Semiconductor device and manufacturing method thereof.
Semiconductor devices and fabrication met... |
|
|
Invention
|
Semiconductor packages and methods of formation.
An integrated passive device (IPD) package is m... |
|
|
Invention
|
Package structure and method of forming the same.
Provided is a package structure including a fi... |
|
|
Invention
|
Semiconductor structure having multilayered channel unit and method for manufacturing the same.
... |
|
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor device and a manufacturin... |
|
|
Invention
|
Semiconductor device and methods of formation.
Sacrificial semiconductor layers are removed from... |
|
|
Invention
|
Multi-tiered device having an aligned through-via and methods of forming the same.
A semiconduct... |
|
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor device includes a first e... |
|
|
Invention
|
Backside transistors in semiconductor devices.
The present disclosure discloses a semiconductor ... |
|
|
Invention
|
Apparatuses and methods for cleaning objects.
Apparatuses and methods are provided for cleaning ... |
|
2023
|
G/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits. |
|
|
G/S
|
Custom manufacture of semiconductors, computer memory chips, multiprocessor memory chips, semicon... |
|
|
G/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits |
|
2022
|
G/S
|
Semiconductors; computer memory chips, multiprocessor memory chips, semiconductor memory chips, s... |
|
|
G/S
|
Semiconductors; memory chips; semiconductor wafers; integrated circuits; telecommunication device... |
