2025
|
P/S
|
Foundry, assembly, sealing processing services of wafer, chips, semiconductor and integrated circ... |
|
P/S
|
Chips [integrated circuits]; Microelectronic circuits; Microelectronic integrated circuits; Read-... |
|
Invention
|
Vertical oxide-semiconductor transistor and method of manufacturing the same.
A vertical oxide-s... |
2024
|
Invention
|
Photomask and manufacturing method of semiconductor device.
A photomask includes a plurality of ... |
|
Invention
|
Semiconductor device.
A semiconductor device is provided. The semiconductor device includes a su... |
|
Invention
|
Semiconductor device and manufacturing method thereof.
A semiconductor device includes a first s... |
|
Invention
|
Backside illuminated image sensor and manufacturing method thereof. A backside illuminated image ... |
|
Invention
|
Package architecture with interposer.
A package architecture with interposer is provided in the ... |
|
Invention
|
Semiconductor device and method for forming the same.
Provided are a semiconductor device and a ... |
|
Invention
|
High electron mobility transistor and method of manufacturing the same.
A high electron mobility... |
|
Invention
|
Wafer processing apparatus.
The invention provides a wafer processing apparatus configured to in... |
|
Invention
|
Semiconductor device and method for forming the same.
The present disclosure provides a semicond... |
2023
|
Invention
|
3d stack package structure.
A 3D stack package structure includes a first chip, a second chip, a... |
|
Invention
|
Memory device.
The present disclosure provides a memory device including a substrate including a... |
|
Invention
|
Semiconductor structure.
A semiconductor structure including device structures arranged in a sta... |
|
Invention
|
Semiconductor structure.
A semiconductor structure including a substrate, a capacitor, and an ox... |
|
Invention
|
Wafer chuck.
The present disclosure provides a wafer chuck including a substrate and a heating/c... |
|
Invention
|
Stitching method for exposure process.
A stitching method for an exposure process includes follo... |
|
Invention
|
Wafer stacking process.
A wafer stacking process is provided in the present invention, including... |
|
Invention
|
Memory tile with probe pad arrangement and stacked memory device.
A memory tile with a probe pad... |
|
Invention
|
Transistor structure.
A transistor structure including a substrate, a gate structure, a first do... |
|
Invention
|
Ferroelectric memory structure.
A ferroelectric memory structure including a substrate, first an... |
|
Invention
|
Semiconductor structure.
A semiconductor structure including a substrate and a capacitor structu... |
|
Invention
|
Design method of photomask structure.
A design method of a photomask structure including the fol... |
|
Invention
|
Backside illuminated image sensor structure and manufacturing method thereof.
A backside illumin... |
|
Invention
|
Wafer processing method.
A wafer processing method including following steps is provided. A rele... |
|
Invention
|
Dynamic random access memory device and method for forming the same.
A dynamic random access mem... |
|
Invention
|
Wafer stacking method.
A wafer stacking method includes the following steps. A first wafer is pr... |
|
Invention
|
Gan device with n2 pre-treatment and method of performing n2 pre-treatment.
A GaN device with N2... |
|
Invention
|
Manufacturing method of semiconductor structure.
The invention provides a manufacturing method o... |
|
Invention
|
Semiconductor structure and manufacturing method thereof.
A semiconductor structure including a ... |
|
Invention
|
High electron mobility transistor device and manufacturing method thereof.
A HEMT device includi... |
|
Invention
|
Semiconductor process for solving contact piping defect.
A semiconductor process for solving con... |
|
Invention
|
Photomask and manufacturing method of semiconductor device. A photomask includes a plurality of m... |
|
Invention
|
Semiconductor device and method of forming the same.
The present disclosure provides a semicondu... |
|
Invention
|
Stacked memory with a timing adjustment function.
A stacked memory with a timing adjustment func... |
|
Invention
|
Semiconductor structure.
A semiconductor structure including the following components is provide... |
|
Invention
|
3d phase change memory and method of manufacturing the same.
A 3D phase change memory (PCM) is p... |
|
Invention
|
Failure analysis and detection method for memory. A failure analysis and detection method for a m... |
|
Invention
|
Manufacturing method of semiconductor structure.
A manufacturing method of a semiconductor struc... |
|
Invention
|
Semiconductor structure and manufacturing method thereof. A semiconductor structure including the... |
|
Invention
|
Multilayer stacking wafer bonding structure and method of manufacturing the same. A multilayer st... |
|
Invention
|
High frequency transistor.
A high frequency transistor includes a substrate, a plurality of gate... |
|
Invention
|
Capacitor structure.
A capacitor structure including a substrate, a capacitor, a second dielectr... |
|
Invention
|
Back side illumination image sensor and method of manufacturing the same. A back side illuminatio... |
|
Invention
|
Manufacturing method of image sensor structure. A manufacturing method of an image sensor structu... |
2022
|
Invention
|
Stacked semiconductor device and method of fabricating the same.
A stacked semiconductor device ... |
|
Invention
|
Chemical mechanical polishing device and polishing method.
The present disclosure provides a che... |
|
Invention
|
Image sensor structure.
An image sensor structure including a substrate, a first pixel structure... |
|
Invention
|
Photosensor having a scattering structure comprises circular ring and peripheral patterns. A phot... |
2020
|
P/S
|
Integrated circuit chips; microelectronic integrated circuits; read-only memory chip; floating-po... |
|
P/S
|
Integrated circuit chips; microelectronic circuits; microelectronic integrated circuits; read-onl... |