|
2024
|
Invention
|
Three-dimensional memory device including a p-i-n junction source contact structure and methods f... |
|
|
Invention
|
Memory device containing non-integer average number of memory opening fill structures per column.... |
|
|
Invention
|
Memory device including a core-side charge trapping material layer and methods for forming the sa... |
|
|
Invention
|
Semiconductor device including laser beam absorption enhancement structures and methods for formi... |
|
|
Invention
|
Capacitor containing metal nitride barrier layer and method of making thereof.
A semiconductor s... |
|
|
Invention
|
Memory device with through-stack contact via structures which contact plural stacks and method of... |
|
|
Invention
|
Triggering non-target on-die termination on a memory device.
A storage device may trigger a non-... |
|
|
Invention
|
Persisting device operations across modes in a multi-protocol storage device.
A storage device m... |
|
|
Invention
|
Memory device including contoured drain-select-level isolation structures and methods for forming... |
|
|
Invention
|
Memory device including cantilevered word lines with tab portions and methods for forming the sam... |
|
|
Invention
|
Non-volatile memory with grouped bit lines for sensing.
A non-volatile storage apparatus include... |
|
|
Invention
|
Dual-port usb flash drive for on-the-go (otg) supported devices.
An on-the-go (OTG) drive is con... |
|
|
Invention
|
Signal line matching for in-memory compute.
Technology for in-memory computing. Signal lines use... |
|
|
Invention
|
Combining currents for nand in-memory compute.
Technology for NAND in-memory computing. Currents... |
|
|
Invention
|
Nonvolatile memory read with asymmetric read-pass voltages.
An apparatus includes control circui... |
|
|
Invention
|
Calculation unit splitting for nand in-memory compute.
Technology for in-memory computing. NAND ... |
|
|
Invention
|
Single sideband signals set for multi-port storage devices.
Rather than having dedicated sideban... |
|
|
Invention
|
Enhanced independent bit scan mode for neighbor plane disturb detection for memory devices.
A me... |
|
|
Invention
|
Magnetoresistive memory device containing self-aligned selector elements and methods for forming ... |
|
|
Invention
|
External storage device supported host ram expansion. Technology for a hybrid memory system that ... |
|
|
Invention
|
Techniques for operating hybrid blocks in a memory device.
The memory device is configured to pr... |
|
|
Invention
|
A high bandwidth memory device with always on bit lines.
The memory device includes a plane with... |
|
|
Invention
|
Nonvolatile memory cell tracking using bloom filters.
An apparatus includes one or more control ... |
|
|
Invention
|
Three-dimensional memory device containing memory openings arranged in non-equilateral triangular... |
|
|
Invention
|
Three-dimensional memory devices having channel cap structures and methods for forming the same. ... |
|
|
Invention
|
Three-dimensional memory device containing composite dielectric isolation structure in a staircas... |
|
|
Invention
|
Three-dimensional memory device including a source structure surrounded by inner sidewalls of ver... |
|
|
Invention
|
Open block read icc reduction. Technology is disclosed herein for a storage system that reduces t... |
|
|
Invention
|
Separate peak current checkpoints for closed and open block read icc countermeasures in nand memo... |
|
2023
|
Invention
|
Three-dimensional memory device containing composite word lines including a respective fluorine-f... |
|
|
Invention
|
Three-dimensional memory device containing multi-level word line contact wells and methods for ma... |
|
|
Invention
|
Three-dimensional memory device with integrated contact and support structure and method of makin... |
|
|
Invention
|
Three-dimensional memory device containing silicon oxycarbide liners and methods of forming the s... |
|
|
Invention
|
Three-dimensional memory device and method of making thereof including expanded support openings ... |
|
|
Invention
|
Non-volatile memory with loop dependant ramp-up rate. A non-volatile memory system is configured ... |
|
|
Invention
|
Apparatus and method for selectively reducing charge pump speed during erase operations. An appar... |
|
|
Invention
|
Three-dimensional memory device containing inverted staircase and method of making the same. A de... |
|
|
Invention
|
Three-dimensional nor array and method of making the same. A semiconductor structure includes a v... |
|
|
Invention
|
Three-dimensional memory devices with lateral block isolation structures and methods of forming t... |
|
|
Invention
|
Time bound partial format operation in a storage device. A storage device performs a format opera... |
|
|
Invention
|
Three-dimensional memory device with self-aligned memory block isolation and methods for forming ... |
|
|
Invention
|
Apparatus and method for detecting neighbor plane erase failures. An apparatus is provided that i... |
|
|
Invention
|
Self-aligned line-and-via structure and method of making the same. An integrated line-and-via str... |
|
|
Invention
|
X-direction divided sub-block mode in nand. A memory system is described having an x-direction (b... |
|
|
Invention
|
Three-dimensional memory device containing integrated contact-and-support assemblies and methods ... |
|
|
Invention
|
Non-volatile memory with hole pre-charge and isolated signal lines. A non-volatile memory system ... |
|
|
Invention
|
Three-dimensional memory device with dielectric fins in staircase region and methods of making th... |
|
|
Invention
|
Memory program-verify with adaptive sense time. Technology is disclosed herein for a memory syste... |
