Intel Corporation
United States of America
New patents and trademarks in the last week
Last updated : 2026-04-04
Summary
Patents |
Trademarks |
|
![]() |
56 | 0 |
![]() |
0 | 0 |
![]() |
5 | 0 |
![]() |
0 |
Create a watch for Intel Corporation
1
Viewing 1 - 61 of 61
trademarks
patents
| # | ID | Jurisdiction | Title |
|---|---|---|---|
| 1 | 18900254 |
|
MEMORY CONTROLLER CIRCUIT FOR RECONSTRUCTING A WRAPPING KEY FROM NON-VOLATILE MEMORY |
| 2 | 18900024 |
|
MULTI-LAYER INTEGRATED RING RESONATORS AND WAVEGUIDE INTERCONNECT STACKS |
| 3 | 18900258 |
|
INCREASING DATA-DEPENDENT MEMORY PREFETCHER ACCURACY USING MEMORY METADATA |
| 4 | 18900259 |
|
HIGH PERFORMANCE STATIC RANDOM-ACCESS MEMORY |
| 5 | 18900237 |
|
STATIC RANDOM-ACCESS MEMORY WITH PER ROW WRITE-ASSIST |
| 6 | 18900689 |
|
PIEZOELECTRIC FLUTTER COOLING SYSTEM |
| 7 | 18899386 |
|
INTER-NANORIBBON CONNECTIONS TO ENABLE SCALED CIRCUITS |
| 8 | 18900291 |
|
COMPLEMENTARY FIELD-EFFECT TRANSISTOR STATIC RANDOM-ACCESS MEMORY |
| 9 | 18900295 |
|
MEMORY USING FERROELECTRIC OR ANTIFERROELECTRIC CAPACITORS AND DIODES IN STACKED CONFIGURATIONS |
| 10 | 18899748 |
|
FORKSHEET TRANSISTORS WITH WRAPPED-AROUND GATE DIELECTRIC |
| 11 | 18899521 |
|
CELL ARCHITECTURE WITH FORKSHEET AND GATE-ALL-AROUND DEVICES |
| 12 | 18899961 |
|
TECHNOLOGIES FOR A PHOTON PAIR SOURCE ON AN INTEGRATED PHOTONIC DIE |
| 13 | 18900303 |
|
STACKED FERROELECTRIC RANDOM ACCESS MEMORY |
| 14 | 18900545 |
|
APPARATUS AND METHOD FOR FINE GRAIN USER MODE CONTROL FOR READING PERFORMANCE MONITOR COUNTERS |
| 15 | 19111278 |
|
ENHANCED CONFIGURATION OF CHANNEL SOUNDING SIGNAL FOR BANDWIDTH STITCHING FOR WIRELESS DEVICE POSITIONING |
| 16 | 19285006 |
|
UTILIZING STRUCTURED SPARSITY IN SYSTOLIC ARRAYS |
| 17 | 18900505 |
|
HYBRID III-V SILICON OPTICAL DEVICES WITH OXIDE-BASED CURRENT CONFINEMENT |
| 18 | 18900501 |
|
TRANSISTOR SOURCE & DRAIN CONTACT STRUCTURES COMPRISING A LATERALLY SCALED CAP |
| 19 | 18900724 |
|
APPARATUS AND METHOD FOR A NUMBER THEORETIC TRANSFORM INSTRUCTION |
| 20 | 19307092 |
|
ROBOTICS WORKLOAD MANAGEMENT AND FAILURE MITIGATION |
| 21 | 18900378 |
|
METHODS OF FABRICATING HYBRID GLASS CORE PACKAGE STRUCTURES INCLUDING 3D LOCKING MECHANISMS |
| 22 | 18900595 |
|
WAFER LEVEL MULTI FORM FACTOR DIE SINGULATION |
| 23 | 18900346 |
|
SELECTIVE NANORIBBON REMOVAL AND THINNING FOR WIDE RIBBON-TO-RIBBON SPACED TRANSISTORS |
| 24 | 19412086 |
|
DEVICE DATA ACCESS VIA A MANAGEMENT CONTROLLER |
| 25 | 18900365 |
|
CACHE COHERENTLY ROUTING DATA OF DEVICES TO DIFFERENT INDICATED DESTINATION LOCATIONS |
| 26 | 18900570 |
|
Apparatus and Method for Opportunistic Prefetch Acceleration with Efficient Bandwidth Utilization |
| 27 | 18899493 |
|
SELF-ALIGNED BACKSIDE VIAS USING ENDPOINTED SUBFIN ETCH |
| 28 | 18899866 |
|
ARSENIC-DOPED SOURCE/DRAIN WITH PHOSPHORUS-DOPED CONTACT REGION FOR DOPANT DIFFUSION CONTROL |
| 29 | 18899416 |
|
EXTENDED HYBRID BONDING WITH A PHOTONIC INTERFACE |
| 30 | 18899893 |
|
TECHNIQUES TO DETECT AND MITIGATE A FREQUENCY THROTTLING SIDE-CHANNEL ATTACK |
| 31 | 18899410 |
|
FACTORY FLOOR MODELING |
| 32 | 18898936 |
|
SWITCHED CAPACITOR CONVERTER |
| 33 | 19413190 |
|
LAYER-WISE PRECISION OPTIMIZATION IN ANALOG COMPUTE-IN-MEMORY ACCELERATORS |
| 34 | IB2024000545 |
|
A POWER MANAGEMENT SYSTEM AND A VEHICLE |
| 35 | 18900497 |
|
HYBRID SILICON III-V OPTICAL DEVICES WITH A HIGH REFRACTIVE INDEX SPACER BETWEEN GAIN MEDIUM AND WAVEGUIDE |
| 36 | 18900007 |
|
CONFORMAL APPROACHES FOR FABRICATING CONTACTS AND THE RESULTING STRUCTURES |
| 37 | 18900450 |
|
APPARATUS AND METHOD FOR DECOUPLING EVENT MONITORING FROM PROCESSOR DATA SOURCES |
| 38 | 18899364 |
|
SCALABLE SOFTWARE-DEFINED VEHICLE PLATFORM MANAGEMENT AND FUNCTIONS |
| 39 | 18899311 |
|
VEHICLE POWER MANAGEMENT |
| 40 | 19327186 |
|
JOINT DENOISING AND SUPERSAMPLING OF GRAPHICS DATA |
| 41 | 19401466 |
|
APPARATUS, METHOD, AND COMPUTER-READABLE MEDIUM FOR A LOCAL ATTESTATION SERVICE |
| 42 | 18900705 |
|
MEMORY SAFETY USING CRYPTOGRAPHIC ENTROPY TAGGING |
| 43 | 19111676 |
|
DYNAMIC EXPLAINABLE ARTIFICIAL INTELLIGENCE PIPELINE COMPOSABILITY AND CUSTOMIZATION |
| 44 | 18900320 |
|
GATE TO SOURCE/DRAIN CONTACT LINKS IMPLEMENTED IN METALLIZATION LAYER CONTACTING DEVICE LAYER |
| 45 | 19370306 |
|
POLY-SCALE KERNEL-WISE CONVOLUTION FOR HIGH-PERFORMANCE VISUAL RECOGNITION APPLICATIONS |
| 46 | 18900384 |
|
METHODS OF FABRICATING PACKAGE STRUCTURES INCLUDING A HERMETIC COMPRESSIVE CAPPING LAYER FOR LID ATTACH WITH GAP-FILL OXIDE |
| 47 | 18900140 |
|
LOADING MECHANISMS FOR LAND GRID ARRAY PACKAGES |
| 48 | 18900324 |
|
DESIGN OF VOLTAGE CONTRAST STRUCTURES AND METHODOLOGY TO DETECT GATE VIA TO CONTACT SHORTS |
| 49 | 18900336 |
|
SILICON ON INSULATOR INTEGRATION FOR BACKSIDE POWER DELIVERY WITH GATE ALL AROUND TRANSISTORS AND DIODE DEVICES |
| 50 | 18899486 |
|
SOURCE OR DRAIN STRUCTURES WITH VERTICAL TRENCHES HAVING CONTACTS THEREIN |
| 51 | 18899234 |
|
FABRICATING HIGH QUALITY, HIGH STRESS CHANNEL REGIONS IN GATE-ALL-AROUND FIELD EFFECT TRANSISTORS (GAA FETS) |
| 52 | 18899427 |
|
FABRICATION OF GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING PATTERNED NANOWIRE SCALING |
| 53 | 18900178 |
|
TECHNOLOGIES FOR THROUGH-GLASS VIAS WITH CAPS |
| 54 | 18899209 |
|
FLEXIBLE MOUNTING STRUCTURES FOR SURFACE MOUNT COMPONENTS |
| 55 | 18899695 |
|
ANTI-FUSE BIT CELL WITH DUAL GATE DIELECTRICS |
| 56 | 19413856 |
|
CONTROL OF LANE-TO-LANE POWER STATE TRANSITIONS |
| 57 | 18898709 |
|
MOBILE-TO-STATIONARY PLATFORM FOR AUTONOMOUS MOBILE ROBOTS |
| 58 | US2025033323 |
|
IMPLEMENTING GROUP QUANTIZATION-BASED NEURAL NETWORK OPERATION ON NEURAL PROCESSING UNIT |
| 59 | US2025043126 |
|
HARDWARE EMBEDDED INFERENCING OF SPEECH RECOGNITION MODEL |
| 60 | US2024048249 |
|
SUSTAINABLE COATINGS ON CONDUCTIVE PARTS SUCH AS A MAGNESIUM-BASED LAPTOP CHASSIS |
| 61 | US2024048213 |
|
THERMAL AND EMI SHIELDING FOR PERIPHERAL DEVICES |
1



