|
|
Résultats pour
brevets
1.
|
WAVEFORM COMPRESSION METHOD, WAVEFORM COMPRESSION APPARATUS, AND WAVEFORM DISPLAY DEVICE
| Numéro d'application |
CN2025109613 |
| Numéro de publication |
2026/021386 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2025-07-21 |
| Date de publication |
2026-01-29 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Lin, Haoxian
- Zheng, Wenming
- Mo, Feifan
|
Abrégé
A waveform compression method, a waveform compression apparatus, and a waveform display device, relating to the field of measurement. The method comprises: acquiring first display data of a waveform to be displayed corresponding to at least one pixel in an initial display area on a display screen, the first display data comprising a data type; on the basis of a preset priority order, performing priority conversion on the data type of the first display data, so as to generate second display data corresponding to the first display data on a one-to-one basis; and, on the basis of a set compression ratio, at least comparing second display data within the same compression domain, so as to determine the second display data of the highest priority within the compression domain, and using the second display data of the highest priority within each compression domain as third display data to be displayed in a reduced display area, such that the most suitable third display data can be completely displayed.
Classes IPC ?
- G06T 3/4023 - Changement d'échelle d’images complètes ou de parties d’image, p. ex. agrandissement ou rétrécissement basé sur la décimation de pixels ou de lignes de pixelsChangement d'échelle d’images complètes ou de parties d’image, p. ex. agrandissement ou rétrécissement basé sur l’insertion de pixels ou de lignes de pixels
- G06T 1/00 - Traitement de données d'image, d'application générale
- G06T 1/60 - Gestion de mémoire
- G06T 7/90 - Détermination de caractéristiques de couleur
|
2.
|
DATA PROCESSING METHOD AND APPARATUS FOR PHYSICAL DOWNLINK SHARED CHANNEL
| Numéro d'application |
CN2024135003 |
| Numéro de publication |
2025/175861 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2024-11-27 |
| Date de publication |
2025-08-28 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Huang, Zheng
- Luo, Sen
- Peng, Huijia
|
Abrégé
The present application relates to a data processing method and apparatus for a physical downlink shared channel (PDSCH). The data processing method for a PDSCH comprises: acquiring a target resource element (RE) index array; excluding, from the target RE index array, an index of an RE unavailable for a PDSCH to obtain an available RE index array; determining from the available RE index array a first RE index array for a demodulation reference signal (DMRS), and obtaining corresponding DMRS data; determining from the available RE index array a second RE index array for a phase tracking reference signal (PT-RS), and obtaining corresponding PT-RS data; excluding, from the available RE index array, index elements in the first RE index array and index elements in the second RE index array to obtain a third RE index array for load data; obtaining the load data on the basis of the number of elements in the third RE index array; and sequentially mapping the DMRS data, the PT-RS data and the load data to REs corresponding to the index elements in the first RE index array, the second RE index array and the third RE index array, respectively.
Classes IPC ?
- H04W 72/23 - Canaux de commande ou signalisation pour la gestion des ressources dans le sens descendant de la liaison sans fil, c.-à-d. en direction du terminal
- H04L 5/00 - Dispositions destinées à permettre l'usage multiple de la voie de transmission
|
3.
|
SIMPLIFIED IMPLEMENTATION METHOD FOR NR POLAR CODING, AND COMPUTER-READABLE STORAGE MEDIUM
| Numéro d'application |
CN2024136089 |
| Numéro de publication |
2025/161659 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2024-12-02 |
| Date de publication |
2025-08-07 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Wan, Neng
- Luo, Sen
- Peng, Huijia
|
Abrégé
A simplified implementation method for NR Polar coding and a computer-readable storage medium, relating to the field of communications. The method comprises: acquiring original information to be transmitted; on the basis of the original information, determining a bit sequence to be coded; storing said bit sequence according to a data type having a set bit length, so as to form a first array; and using a coding matrix to code said bit sequence so as to determine a code output sequence, comprising: acquiring each column vector in the coding matrix, and storing said column vectors according to the data type having the set bit length, so as to correspondingly form second arrays; storing the second arrays in a row sequence of the coding matrix so as to form a third array; and performing bit operation on the first array and the third array to determine the code output sequence, so as to perform corresponding processing prescribed by a protocol. Therefore, the present application reduces the complexity of coding operation, improves the coding efficiency and reduces memory resources required for coding.
Classes IPC ?
- H04L 1/00 - Dispositions pour détecter ou empêcher les erreurs dans l'information reçue
|
4.
|
IMPEDANCE CONVERSION CIRCUIT AND OSCILLOSCOPE FRONT-END CIRCUIT
| Numéro d'application |
CN2024135240 |
| Numéro de publication |
2025/161648 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2024-11-28 |
| Date de publication |
2025-08-07 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Lin, Huilang
- Jiang, Yuchen
- Song, Min
|
Abrégé
An impedance conversion circuit and an oscilloscope front-end circuit, relating to the technical fields of electrical measurement and electronic measurement. The impedance conversion circuit comprises an alternating current coupling module, a voltage and current conversion module, a series current and voltage conversion module, a parallel current and voltage conversion module, an amplifier module, and an integrator module. The voltage and current conversion module acquires a high-frequency voltage signal and a voltage adjustment signal to generate a first current signal; the series current and voltage conversion module is connected to the voltage and current conversion module to transmit the first current signal and convert the first current signal into a first voltage signal; and the parallel current and voltage conversion module is connected to the series current and voltage conversion module so as to generate an output voltage signal and a reference voltage. The integrator module is connected to the amplifier module, the series current and voltage conversion module, and the parallel current and voltage conversion module so as to generate a voltage adjustment signal and input the voltage adjustment signal into the voltage and current conversion module. In this way, provided are an impedance conversion circuit and an oscilloscope front-end circuit each of which the high-frequency output impedance and the low-frequency output impedance are the same.
Classes IPC ?
- H03H 11/28 - Réseaux d'adaptation d'impédance
- G05F 1/56 - Régulation de la tension ou de l'intensité là où la variable effectivement régulée par le dispositif de réglage final est du type continu utilisant des dispositifs à semi-conducteurs en série avec la charge comme dispositifs de réglage final
- H03H 11/24 - Atténuateurs indépendants de la fréquence
- G01R 13/00 - Dispositions pour la présentation de variables électriques ou de formes d'ondes
|
5.
|
OSCILLOSCOPE CASCADING DELAY CORRECTION METHOD, OSCILLOSCOPE, TERMINAL, AND MEDIUM
| Numéro d'application |
CN2023108654 |
| Numéro de publication |
2024/183220 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2023-07-21 |
| Date de publication |
2024-09-12 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Wu, Qianke
- Liu, Yang
- Li, Jiangjiang
|
Abrégé
An oscilloscope cascading delay correction method, applied to a plurality of cascaded oscilloscopes. A trigger output end of the oscilloscope of the previous stage is connected to a trigger input end of the oscilloscope of the subsequent stage, and a trigger output end of the oscilloscope of the last stage is connected to a trigger input end of the oscilloscope of the first stage. The method comprises: the oscilloscope of any stage uses a signal acquired by a signal input channel of the oscilloscope as a trigger signal of the oscilloscope and transfers the signal to the oscilloscopes of other stages in a stage-by-stage manner (100), so that a control terminal acquires a difference value between delay correction values of the oscilloscopes of any two adjacent stages, acquires the delay correction value of the oscilloscope of each stage according to a preset delay correction value, the difference values between the delay correction values and any stage, and sends the delay correction value to the oscilloscope of the corresponding stage (200). Because a plurality of oscilloscopes are connected end-to-end to form a loopback structure, the use of a synchronous machine can be reduced, and corresponding wiring can be reduced, thereby reducing costs and simplifying wiring. Also provided are an oscilloscope, a control terminal, and a medium.
Classes IPC ?
- G01R 13/02 - Dispositions pour la présentation de variables électriques ou de formes d'ondes pour la présentation sous forme numérique des variables électriques mesurées
- G01R 35/00 - Test ou étalonnage des appareils couverts par les autres groupes de la présente sous-classe
|
6.
|
DIFFERENTIAL FREQUENCY-MIXING CIRCUIT, SPECTRUM ANALYZER, DIFFERENTIAL FREQUENCY-MIXING METHOD, AND MEDIUM
| Numéro d'application |
CN2023123740 |
| Numéro de publication |
2024/174541 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2023-10-10 |
| Date de publication |
2024-08-29 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Wu, Yongkang
- Li, Wenjie
- Huang, Zhihui
|
Abrégé
A differential frequency-mixing circuit, comprising: a first frequency conversion unit for mixing a received signal with a first local oscillator signal to output a signal having a first intermediate frequency; a differential signal conversion unit for converting the signal having the first intermediate frequency into a differential signal; a second frequency conversion unit for mixing a first signal with a second local oscillator signal to output a third signal having a second intermediate frequency, and mixing a second signal with a second local oscillator signal having the phase shift of 90 degrees so as to output a fourth signal having the second intermediate frequency; a first phase shifting unit for shifting the phase of the fourth signal by 90 degrees and then outputting a fifth signal; and a second intermediate-frequency differential channel for performing differential amplification and differential filtering on a second intermediate-frequency signal in the fifth signal and a second intermediate-frequency signal in the third signal to obtain a differential intermediate-frequency signal. Because an intermediate-frequency signal is obtained simply by two frequency conversions, the circuit structure is simplified, and the sensitivity of a receiver is improved. The present invention further provides a spectrum analyzer, a differential frequency-mixing method, and a medium.
Classes IPC ?
- H04B 1/26 - Circuits pour récepteurs superhétérodynes
- H04B 1/12 - Montages de neutralisation, d'équilibrage ou de compensation
|
7.
|
OSCILLOSCOPE, WAVEFORM DISPLAY METHOD, AND STORAGE MEDIUM
| Numéro d'application |
CN2023109133 |
| Numéro de publication |
2024/164501 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2023-07-25 |
| Date de publication |
2024-08-15 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Zeng, Xianhua
- Zhao, Yafeng
- Zhu, Yutong
|
Abrégé
An oscilloscope, a waveform display method, and a medium. The oscilloscope comprises: an analog-to-digital conversion unit (10), which converts an analog waveform signal into a digital waveform signal; a display unit (20), which comprises a display area; a detection unit (30), which is used for detecting a display state of the display area; a pre-processing unit (40), which compresses, in response to a horizontal display state, the digital waveform signal and then pre-processes same to obtain first waveform data, and pre-processes, in response to a vertical display state, the digital waveform signal to obtain second waveform data; a waveform processing unit (50), which selects, from the first waveform data, waveform data that meets a preset condition, selects, from the second waveform data, waveform data that meets the preset condition, and maps the waveform data that meets the preset condition and display states and then stores same; and a controller (60), which controls the display unit to display a waveform in the display area. In a vertical display state, there are more pixels in a vertical direction for displaying a waveform, and therefore more information of the waveform in the vertical direction can be displayed.
Classes IPC ?
- G01R 13/02 - Dispositions pour la présentation de variables électriques ou de formes d'ondes pour la présentation sous forme numérique des variables électriques mesurées
|
8.
|
OSCILLOSCOPE FOR REALIZING ANALOG TRIGGER
| Numéro d'application |
CN2023089487 |
| Numéro de publication |
2024/113650 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2023-04-20 |
| Date de publication |
2024-06-06 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD. (Chine)
|
| Inventeur(s) |
- Chen, Bao
- Song, Min
- Li, Zhenjun
|
Abrégé
An oscilloscope for realizing analog trigger. A trigger module in the oscilloscope comprises a trigger pulse expansion circuit (103) and a digital TDC circuit (105). The trigger pulse expansion circuit (103) is used for converting an analog trigger signal into a trigger pulse signal. Because the pulse width of the trigger pulse signal comprises a time difference between a trigger edge of the analog trigger signal and a clock edge of a clock signal, and a fixed number of clock signal periods, the digital TDC circuit (105) determines the time difference between the trigger edge of the analog trigger signal and the clock edge of the clock signal according to the pulse width of the trigger pulse signal and the number of clock signal periods of the oscilloscope contained in the pulse width of the trigger pulse signal. Therefore, on the basis of the time difference, a compensation module can adjust the trigger edge of the analog trigger signal, so that the trigger edge of the analog trigger signal is synchronized with the clock edge of the clock signal, thereby solving the problem of jitter in sampled waveforms during analog trigger.
Classes IPC ?
- G01R 13/02 - Dispositions pour la présentation de variables électriques ou de formes d'ondes pour la présentation sous forme numérique des variables électriques mesurées
- G01R 29/027 - Indication de ce qu'une caractéristique d'impulsion est, soit supérieure ou inférieure à une valeur prédéterminée, soit à l'intérieur ou à l'extérieur d'une plage de valeurs prédéterminée
|
9.
|
SIGNAL GENERATION APPARATUS AND METHOD FOR GENERATING LOW-PHASE NOISE SIGNAL
| Numéro d'application |
CN2023089468 |
| Numéro de publication |
2024/082586 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2023-04-20 |
| Date de publication |
2024-04-25 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Huang, Zhihui
- Wu, Yongkang
- Liu, Yuan
- Xiong, Linjiang
- Ma, Xingwang
|
Abrégé
Disclosed in the present application are a signal generation apparatus and method for generating a low-phase noise signal. The signal generation apparatus comprises a signal preprocessing circuit, a frequency mixing phase-locked loop circuit and a signal post-processing circuit, wherein the signal preprocessing circuit is used for performing frequency division or frequency multiplication processing on a signal to be optimized, so as to acquire a preprocessed signal, the frequency mixing phase-locked loop circuit is used for performing loop locking on the preprocessed signal, so as to acquire a loop phase-locked signal, and the signal post-processing circuit is used for performing amplification, frequency division or frequency multiplication processing on the loop phase-locked signal, and outputting an acquired denoised signal as an optimized signal. In the frequency mixing phase-locked loop circuit, a frequency mixing loop is built using a frequency mixer, so as to compensate for the limitation of a decimal loop on a fractional frequency division method, and optimize the stray of a signal. The signal generation apparatus is not limited by the frequency of an input/output signal, can achieve an ultra-wideband input/output from a low frequency to a millimeter-wave frequency band, and can be suitable for multiple radio frequency systems.
|
10.
|
WAVEFORM MAPPING METHOD HAVING HIGH REFRESH RATE, AND DIGITAL OSCILLOSCOPE
| Numéro d'application |
CN2019108493 |
| Numéro de publication |
2021/056407 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2019-09-27 |
| Date de publication |
2021-04-01 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Li, Zhenjun
- Zheng, Wenming
- Wu, Qianke
|
Abrégé
A waveform mapping method having a high refresh rate, and a digital oscilloscope. The method comprises: continuously obtaining multiple frames of acquired data of a signal (S100); coding each data point in each frame of acquired data into a corresponding display column, and using a code value of each data point and the number of the display column where the data point is located to constitute a coordinate code (S200); making statistic of the number of occurrences of data points in each frame of acquired data at the corresponding coordinate code to obtain a column histogram statistical result, and making statistic of the maximum code value and the minimum code value appearing in each display column to obtain a column peak statistical result (S300); and controlling, according to the statistical result, to perform waveform mapping on the signal, and refreshing the display brightness of pixel points in a waveform mapping region (S400). The waveform mapping method can replace a separate mapping mechanism used in the prior art with a statistical value mapping mechanism for each frame, which can avoid the situation that each frame of acquired data needs to be mapped separately, reduce the overhead time brought by the waveform mapping, and improve the refresh rate.
Classes IPC ?
- G01R 13/02 - Dispositions pour la présentation de variables électriques ou de formes d'ondes pour la présentation sous forme numérique des variables électriques mesurées
|
11.
|
WAVEFORM GENERATING DEVICE
| Numéro d'application |
CN2018080825 |
| Numéro de publication |
2019/114151 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2018-03-28 |
| Date de publication |
2019-06-20 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD (Chine)
|
| Inventeur(s) |
- Lu, Shunjie
- Wang, Yongtian
- Luo, Sen
|
Abrégé
A waveform generating device, comprising a processor, a waveform preprocessing module and a filtering module; the processor is used for calculating pulse wave configuration parameters according to pulse wave parameters inputted by a user and configuring the pulse wave configuration parameters for the waveform preprocessing module; the waveform preprocessing module is used for determining a filter address of the filtering module according to the pulse wave configuration parameters, outputting the filter address to the filtering module, and inputting into the filtering module data to be filtered; the filtering module is used for acquiring a filter coefficient according to the filter address, using the filter coefficient to filter the data to be filtered, and obtaining a digital pulse wave. Since the filter coefficient may be determined according to the pulse wave configuration parameters and the filter coefficient is used to filter the data to be filtered, a jitter signal in the data to be filtered is filtered out, such that the generated pulse wave will not have a clock jitter of one period, thereby causing the waveform quality of the pulse wave to be better and the performance to be higher.
Classes IPC ?
- G01R 1/28 - Disposition prévue dans des appareils de mesure pour des valeurs de référence, p. ex. tension étalon, forme d'ondes étalon
|
12.
|
3D SPECTRUM DISPLAY DEVICE AND METHOD AND COMPUTER READABLE STORAGE MEDIUM
| Numéro d'application |
CN2018080826 |
| Numéro de publication |
2019/037424 |
| Statut |
Délivré - en vigueur |
| Date de dépôt |
2018-03-28 |
| Date de publication |
2019-02-28 |
| Propriétaire |
SIGLENT TECHNOLOGIES CO., LTD. (Chine)
|
| Inventeur(s) |
- Wang, Yongtian
- Li, Zhenjun
- Song, Min
- Liang, Jie
|
Abrégé
An embodiment of the present invention provides a 3D spectrum display device, comprising: an FFT module, used to perform FFT on time domain data; a detection module, used to perform detection on FFT output data; a 3D display mapping control module, used to map detection output data to a random access memory module; an RGB conversion module, used to convert an intensity value of each pixel point into an RGB color value of each pixel point; and an overlay module, used to combine the RGB color values of the pixel points and menu data in a graphical interface of a spectrum analyzer, and then send resulting data to a display module. The 3D spectrum display device provided by the invention integrates FFT and spectrum mapping processing in a digital chip, and performs 3D mapping and 3D display on spectral data obtained by performing detection on an FFT result, enabling a spectrum analyzer to implement true real-time seamless processing during 3D spectrum display. Embodiments of the invention further provide a 3D spectrum display method and a computer readable storage medium.
|
|