2023
|
Invention
|
Vector instruction with precise interrupts and/or overwrites.
A processor includes a vector regi... |
2021
|
Invention
|
System and architecture neural network accelerator including filter circuit.
A system and an acc... |
|
Invention
|
System and architecture including processor and neural network accelerator. A system and method i... |
|
Invention
|
System and architecture including processor, accelerator and their operations.
A system includes... |
2020
|
Invention
|
Improving color rendering accuracy of led lighting device by adding monochromatic light elements.... |
|
Invention
|
Feedbackward decoder for parameter efficient semantic image segmentation.
A system and method re... |
|
Invention
|
Feedbackward decoder for parameter efficient semantic image segmentation. A system and method rel... |
|
Invention
|
System and method for fog detection and vehicle light control.
An intelligent light system insta... |
|
Invention
|
System and method for fog detection and vehicle light control. An intelligent light system instal... |
|
Invention
|
Device and method for hardware-efficient adaptive calculation of floating-point trigonometric fun... |
|
Invention
|
Device and method for calculating elementary functions using successive cumulative rotation circu... |
2019
|
Invention
|
System and method to implement masked vector instructions. A processor includes a register file c... |
|
Invention
|
Dual adaptive collision avoidance system.
An anti-collision system and method of a vehicle inclu... |
|
Invention
|
Dual adaptive collision avoidance system. An anti-collision system and method of a vehicle includ... |
|
Invention
|
Washing machine with self-selecting washing cycle using artificial intelligence.
A washing machi... |
|
Invention
|
Washing machine with self-selecting washing cycle using artificial intelligence. A washing machin... |
|
Invention
|
Vector instruction with precise interrupts and/or overwrites.
A processor including a vector reg... |
|
Invention
|
Vector instruction with precise interrupts and/or overwrites. A processor including a vector regi... |
|
Invention
|
Object detection using multiple neural networks trained for different image fields.
A system and... |
|
Invention
|
Object detection using multiple neural networks trained for different image fields. A system and ... |
|
Invention
|
Object detection using multiple sensors and reduced complexity neural networks.
A system and met... |
|
Invention
|
Object detection using multiple sensors and reduced complexity neural networks. A system and meth... |
|
Invention
|
System and method to navigate autonomous vehicles.
A system and method to operate an autonomous ... |
|
Invention
|
System and method to navigate autonomous vehicles. A system and method to operate an autonomous v... |
2018
|
Invention
|
System and architecture of neural network accelerator. A system includes a memory, a processor, a... |
|
Invention
|
Variable translation-lookaside buffer (tlb) indexing. A processor includes a translation lookasid... |
|
Invention
|
Implementation of register renaming, call-return prediction and prefetch. A processor includes a ... |
|
Invention
|
Implementation of register renaming, call-return prediction and prefetch.
A processor includes a... |
2017
|
Invention
|
Implementing atomic primitives using cache line locking. A processor comprising a cache, the cach... |
|
Invention
|
Floating point instruction format with embedded rounding rule. A processor including a first stor... |
|
Invention
|
Floating point instruction format with embedded rounding rule.
A processor including a first sto... |
2016
|
Invention
|
Video image alignment for video stabilization. A system and method relate to calculating a first ... |
|
Invention
|
Processor with advanced operating system support. A computer processor may include a plurality of... |
|
Invention
|
Processor with mode support. A computer processor may include a plurality of hardware threads. Th... |
|
Invention
|
Monolithic dual band antenna. A monolithic dual band antenna is provided. The monolithic dual ban... |
|
Invention
|
Computer processor with address register file. A computer processor with an address register file... |
|
Invention
|
Computer processor with indirect only branching.
A computer processor with indirect only branchi... |
|
Invention
|
Computer processor that implements pre-translation of virtual addresses. A computer processor tha... |
|
Invention
|
Computer processor with register direct branches and employing an instruction preload structure. ... |
|
Invention
|
Computer processor that implements pre-translation of virtual addresses with target registers. A ... |
|
Invention
|
Computer processor with separate registers for addressing memory. A computer processor with an ad... |