|
2022
|
G/S
|
Semiconductors and semiconductor related products, namely, soft macros computer chips and hard ma... |
|
2019
|
Invention
|
Computer processor employing operand data with associated meta-data. A computer processor is prov... |
|
2018
|
Invention
|
Computer processor employing phases of operations contained in wide instructions.
A computer pro... |
|
2016
|
Invention
|
Cpu security mechanisms employing thread-specific protection domains. A computer processor includ... |
|
2015
|
Invention
|
Execution and scheduling of software pipelined loops. A computer processor includes execution log... |
|
|
Invention
|
Computer processor employing explicit operations that support execution of software pipelined loo... |
|
|
Invention
|
Computer processor employing phases of operations contained in wide instructions. A computer proc... |
|
2014
|
Invention
|
Computer processor employing operand data with associated meta-data.
A computer processor is pro... |
|
|
Invention
|
Computer processor employing instruction block exit prediction. A computer processor is provided ... |
|
|
Invention
|
Computer processor employing cache memory with pre-byte valid bits. A computer processing system ... |
|
|
Invention
|
Computer processor employing dedicated hardware mechanism controlling the initialization and inva... |
|
|
Invention
|
Computer processor with deferred operations. A computer processor and corresponding method of ope... |
|
|
Invention
|
Computer processor employing cache memory storing backless cache lines. A computer processing sys... |
|
|
Invention
|
Computer processor employing hardware-based pointer processing. A computer processor is provided ... |
|
|
Invention
|
Computer processor employing bypass network using result tags for routing result operands. A comp... |
|
|
Invention
|
Computer processor employing cache memory with per-byte valid bits. A computer processing system ... |
|
|
Invention
|
Computer processor employing temporal addressing for storage of transient operands. A computer pr... |
|
|
Invention
|
Computer processor employing byte-addressable dedicated memory for operand storage. A computer pr... |
|
|
Invention
|
Computer processor employing split crossbar circuit for operand routing and slot-based organizati... |
|
|
Invention
|
Computer processor employing split-stream encoding. A computer processor is operably coupled to a... |
|
|
Invention
|
Computer processor employing instructions with elided nop operations. A computer processor that o... |
|
|
Invention
|
Computer processor employing double-ended instruction decoding. A computer processor including an... |
