|
2024
|
G/S
|
Chipcards; computer chips; electronic chips; Multiprocessor chips; electronic chips for the manuf... |
|
|
Invention
|
Data writing method, data reading method, data processing method, and related device. Embodiments... |
|
2023
|
G/S
|
Downloadable cloud-computing software; downloadable cloud-based software; computer software; comp... |
|
|
Invention
|
Data cache scheme for high performance flash memories. This application describes systems and met... |
|
|
Invention
|
Programmable control system and method for solid state drive. A solid state drive (SSD) includes ... |
|
|
Invention
|
Software-hardware combination method for internal mapping address query of zoned namespace. This ... |
|
|
Invention
|
Efficient inter-chip interconnect topology for distributed parallel deep learning. Embodiments of... |
|
2022
|
Invention
|
Efficient and more advanced implementation of ring-allreduce algorithm for distributed parallel d... |
|
|
G/S
|
Scientific, research, navigation, surveying, photographic, cinematographic, audiovisual, optical,... |
|
|
Invention
|
Conductive via structures for far-end crosstalk cancellation.
A semiconductor structure includin... |
|
|
Invention
|
Systems and methods for multi-branch routing for interconnected chip networks. A system includes ... |
|
|
Invention
|
Parallel dataflow routing scheme systems and methods. The presented systems enable efficient and ... |
|
|
Invention
|
Routing scheme for heterogeneous interconnected-chip networks using distributed shared memory. Th... |
|
|
Invention
|
Substrate, chip, circuit package and fabrication process.
A substrate, a chip, a circuit package... |
|
2021
|
G/S
|
Scientific, photographic, cinematographic, signalling and laboratory apparatus and instruments, n... |
|
|
G/S
|
Scientific, research, navigation, photographic, optical, signaling, measuring, checking as in sup... |
|
|
Invention
|
Parallel processing unit virtualization. Virtualization techniques can include determining virtua... |
|
|
Invention
|
Topologies and algorithms for multi-processing unit interconnected accelerator systems. An accele... |
|
|
Invention
|
Multi-processing unit interconnected accelerator systems and configuration techniques.
A compute... |
|
|
Invention
|
Executing cross-core copy instructions in an accelerator to temporarily store an operand that can... |
|
2020
|
Invention
|
On-chip communication system for neural network processors. The present disclosure provides an on... |
|
|
Invention
|
Neural processing unit synchronization systems and methods. Systems and methods for exchanging sy... |
|
|
Invention
|
Method and apparatus for execution of neural network. The present disclosure relates to methods a... |
|
|
Invention
|
Apparatus and system for execution of neural network.
The present disclosure relates to apparatu... |
|
|
Invention
|
Apparatuses and methods for map reduce. The present disclosure relates to a method and an apparat... |
|
|
Invention
|
Programmable multiply-add array hardware. An integrated circuit including a data architecture inc... |
|
|
Invention
|
Multi-core processor debugging systems and methods. The present invention facilitates efficient a... |
|
|
Invention
|
Distance estimation using signals of different frequencies. A first signal generated from a signa... |
|
|
Invention
|
Efficient inter-chip interconnect topology for distributed parallel deep learning. The present di... |
|
|
Invention
|
Hyper-square implementation of tree allreduce algorithm for distributed parallel deep learning. T... |
|
|
Invention
|
Data reuse and efficient processing scheme in executing convolutional neural network. The present... |
|
2019
|
Invention
|
Multi-size convolutional layer. Improved convolutional layers for neural networks can obtain an i... |
|
|
Invention
|
Heterogeneous deep learning accelerator. Systems and methods for heterogenous hardware accelerati... |
|
|
G/S
|
Telecommunications services, namely, providing telephone communication, Internet telephony servic... |
|
|
Invention
|
2d convolutional accelerator that generates 3d results. A two-dimensional (2D) convolutional acce... |
|
|
Invention
|
Method and system for performing parallel computations to generate multiple output feature maps. ... |
|
|
G/S
|
Scientific, research, navigation, photographic, signaling, measuring, namely, punch clocks, time ... |
|
|
G/S
|
Scientific, research, navigation, surveying, photographic, cinematographic, audiovisual, weighing... |
|
|
Invention
|
Method and system for performing machine learning. Embodiments of the disclosure provide methods ... |
|
|
Invention
|
System and method for batch accessing. Embodiments of the present disclosure provides systems and... |
|
2018
|
Invention
|
System and method for executing instructions. The present disclosure provides systems and methods... |
|
|
Invention
|
Memory apparatus and method for controlling the same. The present disclosure provides a memory ap... |
|
|
Invention
|
Multiple-pipeline architecture with special number detection. The present disclosure relates to a... |
|
|
Invention
|
Centralized-distributed mixed organization of shared memory for neural network processing. The pr... |
|
|
Invention
|
Unified memory organization for neural network processors. The present disclosure relates to a un... |
