2024
|
Invention
|
Heterojunction bipolar transistor with buried trap rich isolation region.
The present disclosure... |
|
Invention
|
Vertically stacked diode-trigger silicon controlled rectifier.
The present disclosure relates to... |
|
Invention
|
Metallization lines on integrated circuit products.
An integrated circuit product including a fi... |
|
Invention
|
Pic die and package with multiple level and multiple depth connections of fibers to on-chip optic... |
|
Invention
|
Comparator circuits.
The present disclosure relates to a circuit and, more particularly, to comp... |
|
Invention
|
Lateral bipolar transistors.
The present disclosure relates to semiconductor structures and, mor... |
|
Invention
|
Ohmic contacts for a high-electron-mobility transistor. Structures including an ohmic contact for... |
|
Invention
|
Structure including multi-level field plate and method of forming the structure. Disclosed are a ... |
|
Invention
|
Multi-channel transistor. The present disclosure relates to semiconductor structures and, more pa... |
|
Invention
|
Catalytic abatement system for semiconductor manufacturing process. x) from the emission stream. ... |
2023
|
Invention
|
Structures for an electrostatic discharge protection device.
Structures for an electrostatic dis... |
|
Invention
|
Structure with cavity around through semiconductor via.
A structure includes a through semicondu... |
|
Invention
|
Three-dimensional integrated circuit with top chip including local interconnect for body-source c... |
|
Invention
|
Three-dimensional integrated circuit with top chip including schottky diode body contact.
Disclo... |
|
Invention
|
Semiconductor device including diffusion break structure and method of forming semiconductor devi... |
|
Invention
|
Calibration markers for a photonics chip.
Structures including a calibration marker adjacent to ... |
|
Invention
|
Plasmonic photonic structures including a layer that exhibits an electric-field-induced pockels e... |
|
Invention
|
Multi-substrate coupling for photonic integrated circuits.
Embodiments of the disclosure provide... |
|
Invention
|
Broadband optical switches based on a ring-assisted mach-zhender interferometer.
Structures for ... |
|
Invention
|
Photonics chip structures including an edge coupler and a layer exhibiting an electric-field-indu... |
|
Invention
|
Structures including a grating coupler and a layer exhibiting an electric-field-induced pockels e... |
|
Invention
|
Laser chips with a lead frame attachment to a photonics chip.
Structures including a photonics c... |
|
Invention
|
Polysilicon resistor aligned between gate structures.
A structure includes a first gate structur... |
|
Invention
|
Signal propagation simulation tool including virtual optical probing and/or bidirectional simulat... |
|
Invention
|
Reflectors for a photonics chip.
Structures for a photonics chip that include a reflector and me... |
|
Invention
|
Magnetic memory devices for differential sensing.
A magnetic memory device is provided. The magn... |
|
Invention
|
Photonics chip patterning with multiple photoresist layers.
Structures for a photonics chip that... |
|
Invention
|
Assisted thermo-optic phase shifters.
Structures for a thermo-optic phase shifter and methods of... |
|
Invention
|
Thermo-optic phase shifters for a photonics chip.
Structures for a thermo-optic phase shifter an... |
|
Invention
|
Wraparound gate structure.
The present disclosure relates to semiconductor structures and, more ... |
|
Invention
|
Photodetectors with one or more confining features.
Structures including a photodetector and met... |
|
Invention
|
Photonic integrated circuit including optical absorber for terminal end of waveguide.
A photonic... |
|
Invention
|
Nanosheet structures with tunable channels and inner sidewall spacers.
The present disclosure re... |
|
Invention
|
Edge couplers with coupling-assisting features.
Structures including an edge coupler and methods... |
|
Invention
|
Photodetectors integrated with a segmented coupling-assistance feature.
Structures including a p... |
|
Invention
|
Apparatus and method for providing high throughput memory responses.
An apparatus and method for... |
|
Invention
|
Customizable logic cell with methods to form same.
Embodiments of the disclosure provide a custo... |
|
Invention
|
Ic structure for connected capacitances and method of forming same.
An integrated circuit (IC) s... |
|
Invention
|
Method for performing design rule checks.
A process for performing a design rule check (DRC) by ... |
|
Invention
|
Structure including passive component traversing multiple semiconductor chips, with related metho... |
|
Invention
|
Photonics chip structures including a light source and an edge coupler.
Structures including a l... |
|
Invention
|
Multi-photodetector circuits and optical receiver incorporating a multi-photodetector circuit.
D... |
|
Invention
|
Electrostatic discharge protection devices for bi-directional current protection.
An electrostat... |
|
Invention
|
Metal finger structure in input/output opening of ic chip.
A structure includes an integrated ci... |
|
Invention
|
Reference markers adjacent to a cavity in a photonics chip.
Structures including a cavity adjace... |
|
Invention
|
Adaptive stabilization and/or performance optimization of power amplifiers.
Disclosed are embodi... |
|
Invention
|
Transistors with field-shield contacts and base contacts.
Structures for a transistor and method... |
|
Invention
|
Laser chips attached to a photonics chip by multiple anchors.
Structures including a photonics c... |
|
Invention
|
System for imaging substrate surface and related method.
A system for imaging a substrate, inclu... |
|
Invention
|
Laser chips attached to a photonics chip by multiple adhesives.
Structures including a photonics... |