2024
|
Invention
|
Processor with an elliptic curve cryptographic algorithm and a data processing method thereof.
A... |
|
Invention
|
Processor with high-capacity last-level cache.
A processor with a high-capacity last-level cache... |
|
Invention
|
Computer system and method for system memory encryption and decryption.
A computer system with d... |
|
Invention
|
Computer system, and system memory encryption and decryption method.
A computer system with a sy... |
|
Invention
|
Computer system, and system memory encryption and decryption method.
A computer system with a pr... |
|
Invention
|
Control method, processor and computer system for system management mode.
The present applicatio... |
|
Invention
|
Computer system and method for application compatible execution.
A computer system with a hybrid... |
|
Invention
|
Method for entering system management mode, processor, and computer system.
The present inventio... |
|
Invention
|
Server system, and method for implementing hot- swapping on a server.
A server with solid-state ... |
|
Invention
|
Chip with built-in verification and method for built-in chip verification.
A chip with built-in ... |
2023
|
Invention
|
Instruction conversion method, instruction conversion system, and processor.
An instruction conv... |
|
Invention
|
Method and processor for executing target instructions.
A method for executing target instructio... |
|
Invention
|
Processor and operating method for a homogeneous dual computing system. A processor for building ... |
|
Invention
|
Instruction simulation device and method thereof. An instruction simulation device and a method t... |
|
Invention
|
Processor and operating method for a homogeneous dual computing system.
A processor for building... |
|
Invention
|
Efficient instruction translation method, and processor. A processor with efficient instruction t... |
|
Invention
|
Method and system for executing new instructions. A method for executing new instructions is prov... |
|
Invention
|
Processor and method for designating a demotion target to be demoted from an in-core cache struct... |
|
Invention
|
Processor and method designating an in-core cache of a hierarchical cache system to perform writi... |
|
Invention
|
Computing system and trusted computing method.
A trusted computing technology is shown. An isola... |
|
Invention
|
Computing system and trusted computing method.
A computing system with trusted computing is show... |
2022
|
Invention
|
Instruction execution method and instruction execution device. An instruction configuration and e... |
|
Invention
|
Instruction execution method and instruction execution device. An instruction execution method fo... |
|
Invention
|
Bridging module, data transmission system, and data transmission method. A bridging module, a dat... |
|
Invention
|
Processor with protection of an isolated memory and protection method for the isolated memory acc... |
|
Invention
|
Cache memory device and data cache method. A cache memory device is provided in the disclosure. T... |
|
Invention
|
Electronic device and method for co-operating software and hardware. An electronic device include... |
|
Invention
|
Electronic device and method for accelerating memory access. An electronic device is provided. Th... |
|
Invention
|
Method and device for rapidly searching cache.
A method and a device for rapidly searching a cac... |
|
Invention
|
Method for remapping virtual address to physical address and address remapping unit. A method for... |
|
Invention
|
Computing system with write-back and invalidation in a hierarchical cache structure based on at l... |
|
Invention
|
Computing system with direct invalidation in a hierarchical cache structure based on at least one... |
|
Invention
|
Processor and method for flushing translation lookaside buffer according to designated key identi... |
|
Invention
|
Processor, computer system, and method for flushing hierarchical cache structure based on a desig... |
|
Invention
|
Serial transmission controller and data transmission method thereof. A serial transmission contro... |
|
Invention
|
Multi-phase clock generator and method thereof. A multi-phase clock generator is provided in the ... |
|
Invention
|
Processor with an elliptic curve cryptographic algorithm and a data processing method thereof. A ... |
|
Invention
|
Processor with an elliptic curve cryptographic algorithm and a data processing method thereof. A. |
|
Invention
|
Processor with a hash cryptographic algorithm and data processing thereof. A processor with a Has... |
|
Invention
|
Link balance adjustment system and link balance adjustment method. A link balance adjustment meth... |
|
Invention
|
Processor and booting method thereof. A processor includes at least one socket and at least one m... |
|
Invention
|
Method and interconnect interface for built-in self-test. A method for built-in self-test, includ... |
2021
|
Invention
|
Electronic device and method thereof for controlling power consumption of electronic device in bu... |
|
Invention
|
Interconnect system. A interconnect system, including a plurality of sockets and a first intercon... |
|
Invention
|
Interconnect interface. An interconnect interface is applied between sockets or between dies. The... |
|
Invention
|
Electronic device and operation method of sleep mode thereof. An operation method of a sleep mode... |