|
2024
|
Invention
|
Quasi-volatile system-level memory.
A high-capacity system memory may be built from both quasi-v... |
|
|
Invention
|
Device with embedded high-bandwidth, high-capacity memory using wafer bonding.
An electronic dev... |
|
|
Invention
|
3-dimensional nor memory array with very fine pitch: device and method.
A method to ease the fab... |
|
|
Invention
|
Memory structure of three-dimensional nor memory strings of channel-all-around ferroelectric memo... |
|
|
Invention
|
High capacity memory circuit with low effective latency.
A first circuit formed on a first semic... |
|
|
Invention
|
Three-dimensional nor memory array of thin-film ferroelectric memory transistors implementing par... |
|
|
Invention
|
Memory array of three-dimensional nor memory strings with word line select device. A memory circu... |
|
|
Invention
|
Memory array of three-dimensional nor memory strings with word line select device.
A memory circ... |
|
|
G/S
|
Semiconductor devices; Semiconductor chipsets; integrated circuits and integrated circuit modules |
|
|
Invention
|
Vertical thin-film transistor and application as bit-line connector for 3-dimensional memory arra... |
|
|
Invention
|
Quasi-volatile memory device with a back-channel usage.
A quasi-volatile memory (QV memory) stac... |
|
|
Invention
|
Memory circuit, system and method for rapid retrieval of data sets. A 3-dimensional array of NOR ... |
|
|
Invention
|
Fabrication method for a three-dimensional memory array of thin-film ferroelectric transistors us... |
|
|
G/S
|
Semiconductor devices, namely, semiconductor memory chips and storage chips; Semiconductor chipse... |
|
2023
|
Invention
|
Methods for forming multi-layer vertical nor-type memory string arrays. A method for forming 3-di... |
|
|
Invention
|
Methods for reducing disturb errors by refreshing data alongside programming or erase operations.... |
|
|
Invention
|
Three-dimensional memory string array of thin-film ferroelectric transistors. Thin-film Ferroelec... |
|
|
Invention
|
Multi-gate nor flash thin-film transistor strings arranged in stacked horizontal active strips wi... |
|
|
Invention
|
Fabrication method for a three-dimensional memory array of thin-film ferroelectric transistors fo... |
|
|
Invention
|
Memory centric computational memory system. A memory structure including three-dimensional NOR me... |
|
|
Invention
|
Dynamic random-access memory (dram) configured for block transfers and method thereof.
A method ... |
|
|
Invention
|
Wear-level control circuit for memory module.
A memory device includes: (a) one or more memory c... |
|
|
Invention
|
Memory controller for a high capacity memory circuit with large number of independently accessibl... |
|
|
Invention
|
Three-dimensional vertical nor flash thin film transistor strings.
A memory structure, includes ... |
|
|
Invention
|
Memory controller for a high capacity memory circuit using virtual bank addressing.
A memory sys... |
|
|
Invention
|
Three-dimensional vertical nor flash thin-film transistor strings.
A memory structure, includes ... |
|
|
G/S
|
Semiconductor devices; semiconductor chips; semiconductor chipsets; integrated circuits and integ... |
|
|
Invention
|
High capacity memory circuit with low effective latency. A first circuit formed on a first semico... |
|
|
Invention
|
Device with embedded high-bandwidth, high-capacity memory using wafer bonding. An electronic devi... |
|
|
Invention
|
Memory structure including high density three-dimensional nor memory strings of junctionless ferr... |
|
|
Invention
|
Memory structure including three-dimensional nor memory strings and method of fabrication.
A mem... |
|
|
G/S
|
Semiconductor devices; semiconductor chipsets; integrated circuits and integrated circuit modules |
|
|
Invention
|
Memory device and method for manufacturing therefor.
A memory device includes a stacked body of ... |
|
|
Invention
|
Memory structure including three-dimensional nor memory strings of junctionless ferroelectric sto... |
|
2022
|
Invention
|
Quasi-volatile system-level memory. A high-capacity system memory may be built from both quasi-vo... |
|
|
Invention
|
Memory system implementing write abort operation for reduced read latency. A memory system includ... |
|
|
Invention
|
Memory system implementing write abort operation for reduced read latency.
A memory system inclu... |
|
|
Invention
|
Memory device including arrangement of independently and concurrently operable tiles of memory tr... |
|
|
Invention
|
Process for preparing a channel region of a thin-film transistor in a 3-dimensional thin-film tra... |
|
|
Invention
|
Staggered word line architecture for reduced disturb in 3-dimensional nor memory arrays. A stagge... |
|
|
Invention
|
Memory structure including three-dimensional nor memory strings of junctionless ferroelectric mem... |
|
|
Invention
|
Memory structure of three-dimensional nor memory strings of junctionless ferroelectric memory tra... |
|
|
Invention
|
Three-dimensional memory string array of thin-film ferroelectric transistors formed with an oxide... |
|
|
Invention
|
Three-dimensional nor memory string arrays of thin-film ferroelectric transistors.
A memory stru... |
|
|
Invention
|
Three-dimensional nor memory string arrays of thin-film ferroelectric transistors. A memory struc... |
|
2021
|
Invention
|
Process for a 3-dimensional array of horizontal nor-type memory strings. In the highly efficient ... |
|
|
Invention
|
Methods for fabricating a 3-dimensional memory structure of nor memory strings. A process for bui... |
|
2020
|
G/S
|
Semiconductors, namely, semiconductor memory and storage
chips; interfaces for computers, mobile... |
|
|
G/S
|
Semiconductors, namely, semiconductor memory and storage chips; Electronic display interfaces for... |
|
2019
|
G/S
|
Semiconductors, namely, memory and storage chips. Licensing of technology and intellectual proper... |
|
|
G/S
|
Semiconductors, namely, semiconductor memory and storage chips |
