|
2024
|
Invention
|
Reconfigurable arithmetic engine circuit.
A representative reconfigurable processing circuit and... |
|
|
Invention
|
Method, apparatus, and computer-readable medium for parallelization of a computer program on a pl... |
|
|
Invention
|
Method and system for reducing fft calculations in fhe bootstrapping. A system and method to redu... |
|
|
Invention
|
Fractal core architecture system for implementing efficient private large language models. A syst... |
|
|
Invention
|
Method and system for compressing application data for operations on multi-core systems.
A syste... |
|
|
Invention
|
Method and system for efficient encryption of fine tuned large language models. A method and syst... |
|
|
Invention
|
Cache architecture for a massively parallel processing array.
A cache architecture for an array ... |
|
|
Invention
|
Sharing high speed serial interconnects for different protocols.
A system and method to allocate... |
|
|
Invention
|
Method and system for robust streaming of data.
A method and system for providing robust streami... |
|
|
Invention
|
Cache architecture for a massively parallel processing array. A cache architecture for an array o... |
|
|
Invention
|
Reconfigurable processor circuit architecture.
A representative reconfigurable processing circui... |
|
2023
|
Invention
|
Reconfigurable arithmetic engine circuit. A representative reconfigurable processing circuit and ... |
|
|
Invention
|
Method and system for reducing fft calculations in fhe bootstrapping.
A system and method to red... |
|
|
Invention
|
Method and system for providing fault tolerant layout of massively parallel processing array. A s... |
|
|
Invention
|
Method and system for replicating core configurations. A system and method to efficiently configu... |
|
|
Invention
|
Method and apparatus for configuring a reduced instruction set computer processor architecture to... |
|
|
Invention
|
Method and system for compressing application data for operations on multi-core systems. A system... |
|
2022
|
Invention
|
Reconfigurable processor circuit architecture. A representative reconfigurable processing circuit... |
|
|
Invention
|
Method and system for robust streaming of data. A method and system for providing robust streamin... |
|
|
Invention
|
Method and system for providing fault tolerant layout of massively parallel processing array.
A ... |
|
|
G/S
|
Downloadable application programming interface (API) software Application service provider featur... |
|
|
Invention
|
Method and system for replicating core configurations.
A system and method to efficiently config... |
|
|
G/S
|
Downloadable computer programs for use in measuring performance of computers and computer operati... |
|
|
Invention
|
Sharing high speed serial interconnects for different protocols. A system and method to allocate ... |
|
|
Invention
|
Reconfigurable reduced instruction set computer processor architecture with fractured cores.
Sys... |
|
2021
|
Invention
|
Parallel processing of data having data dependencies for accelerating the launch and performance ... |
|
2020
|
Invention
|
Configuring a reduced instruction set computer processor architecture to execute a fully homomorp... |
|
2019
|
G/S
|
Integrated circuits, digital signal processors and data processors having a processor core config... |
|
|
G/S
|
Computer hardware, downloadable software, downloadable software programming models and programmin... |
|
|
G/S
|
Design and development of computer hardware and software; Product research, development, design, ... |
|
|
Invention
|
Control node for multi-core system. A computing system with a plurality of nodes is disclosed. At... |
|
2018
|
Invention
|
Method and apparatus for a multi-core system for implementing stream-based computations having in... |
|
|
Invention
|
Reconfigurable reduced instruction set computer processor architecture with fractured cores. Syst... |
|
|
Invention
|
Method and apparatus for a compiler and related components for stream-based computations for a ge... |
