Microchip Technology Incorporated

United States of America

Back to Profile

1-100 of 4,743 for Microchip Technology Incorporated and 14 subsidiaries Sort by
Query
Aggregations
IP Type
        Patent 4,592
        Trademark 151
Jurisdiction
        United States 2,903
        World 1,782
        Europe 37
        Canada 21
Owner / Subsidiary
[Owner] Microchip Technology Incorporated 2,857
Atmel Corporation 978
Silicon Storage Technology, Inc. 696
SMSC Holdings S.A.R.L. 51
Newport Media, Inc. 35
See more
Date
New (last 4 weeks) 37
2025 July (MTD) 16
2025 June 47
2025 May 35
2025 April 24
See more
IPC Class
G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS 247
H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched 178
G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means 173
H01L 29/788 - Field-effect transistors with field effect produced by an insulated gate with floating gate 156
H01L 29/66 - Types of semiconductor device 151
See more
NICE Class
09 - Scientific and electric apparatus and instruments 137
42 - Scientific, technological and industrial services, research and design 51
41 - Education, entertainment, sporting and cultural services 15
16 - Paper, cardboard and goods made from these materials 14
35 - Advertising and business services 3
See more
Status
Pending 328
Registered / In Force 4,415
  1     2     3     ...     48        Next Page

1.

NON-VOLATILE MEMORY CELL WITH ONO COMPOUND INSULATION LAYER BETWEEN FLOATING AND CONTROL GATES AND A METHOD OF FABRICATION

      
Application Number 18655196
Status Pending
Filing Date 2024-05-03
First Publication Date 2025-07-17
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Markov, Viktor
  • Yoo, Jong-Won
  • Kim, Jinho
  • Do, Nhan
  • Kotov, Alexander

Abstract

A method comprises forming a first insulation layer on an upper surface of a semiconductor substrate, forming a first conductive layer on the first insulation layer, and forming a compound insulation layer on the first conductive layer, wherein the compound insulation layer comprises a nitride sublayer between a lower oxide sublayer and an upper oxide sublayer. A second insulation layer is formed on the compound insulation layer. A trench is formed that extends through the second insulation layer, the compound insulation layer, the first conductive layer, the first insulation layer, and into the semiconductor substrate. The trench is filled with fill insulation material. The second insulation layer and an upper portion of the fill insulation material are removed. A second conductive layer is formed on the compound insulation layer, and on the fill insulation material in the trench.

IPC Classes  ?

  • H10B 41/30 - Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
  • H01L 21/28 - Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups
  • H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
  • H01L 29/66 - Types of semiconductor device
  • H01L 29/788 - Field-effect transistors with field effect produced by an insulated gate with floating gate

2.

COARSE AND FINE PROGRAMMING OF NON-VOLATILE MEMORY CELLS

      
Application Number 18648219
Status Pending
Filing Date 2024-04-26
First Publication Date 2025-07-17
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Song, Yi
  • Kim, Jinho
  • Liu, Xian

Abstract

A method of programming non-volatile memory cells comprising determining a target read current for respective ones of the memory cells based upon incoming data, associating respective ones of the memory cells with a respective one of a plurality of cell groups based upon the determined target read current for the respective memory cell being within a target read current range associated with the respective cell group, fast programming respective ones of the memory cells to a coarse target read current associated with the cell group to which the respective memory cell is associated, wherein the coarse target read current for respective ones of the cell groups is greater than the target read current range for the respective cell group, and then slow programming respective ones of the memory cells until the target read current determined for the respective memory cell is achieved.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

3.

PREDICTING COMPUTE JOB RESOURCES AND COMPUTE TIME FOR COMPUTATION JOBS OF DESIGN OF SEMICONDUCTOR DEVICES USING MACHINE LEARNING MODELS

      
Application Number US2025010802
Publication Number 2025/151554
Status In Force
Filing Date 2025-01-08
Publication Date 2025-07-17
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Dumitrescu, Claudia Anca
  • Kodela, Ravi Kumar
  • Ruddy, Peter
  • Deshpande, Mandar
  • Harrison, Troy
  • Rajan, Karthik

Abstract

A job manager may receive a request for a design of a semiconductor device to be verified by a set of computing devices, wherein the request comprises design parameters regarding the design of the semiconductor device. The job manager may provide the design parameters as inputs to a machine learning model trained to predict amounts of computational resources and amounts of compute time for verifying designs of semiconductor devices. The job manager may obtain, as an output from the machine learning model, a predicted amount of computational resources and a predicted amount of compute time for verifying the design of the semiconductor device. The job manager may determine an availability of resources, of the set of computing devices, for verifying the design of the semiconductor device. The job manager may cause the design of the semiconductor device to be verified by one or more computing devices.

IPC Classes  ?

  • G06F 30/27 - Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model
  • G06F 9/50 - Allocation of resources, e.g. of the central processing unit [CPU]
  • G06F 21/10 - Protecting distributed programs or content, e.g. vending or licensing of copyrighted material
  • G06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
  • G06N 3/02 - Neural networks
  • G06N 3/08 - Learning methods
  • G06N 7/01 - Probabilistic graphical models, e.g. probabilistic networks
  • G06N 20/00 - Machine learning
  • G06Q 10/04 - Forecasting or optimisation specially adapted for administrative or management purposes, e.g. linear programming or "cutting stock problem"
  • G06Q 10/06 - Resources, workflows, human or project managementEnterprise or organisation planningEnterprise or organisation modelling
  • G06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation
  • G06F 115/08 - Intellectual property [IP] blocks or IP cores
  • G06F 115/10 - Processors

4.

COARSE AND FINE PROGRAMMING OF NON-VOLATILE MEMORY CELLS

      
Application Number US2024026889
Publication Number 2025/151138
Status In Force
Filing Date 2024-04-29
Publication Date 2025-07-17
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Song, Yi
  • Kim, Jinho
  • Liu, Xian

Abstract

A method of programming non-volatile memory cells comprising determining a target read current for respective ones of the memory cells based upon incoming data, associating respective ones of the memory cells with a respective one of a plurality of cell groups based upon the determined target read current for the respective memory cell being within a target read current range associated with the respective cell group, fast programming respective ones of the memory cells to a coarse target read current associated with the cell group to which the respective memory cell is associated, wherein the coarse target read current for respective ones of the cell groups is greater than the target read current range for the respective cell group, and then slow programming respective ones of the memory cells until the target read current determined for the respective memory cell is achieved.

IPC Classes  ?

  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
  • G11C 16/10 - Programming or data input circuits
  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS

5.

DECISION FEEDBACK EQUALIZATION TAPS AND RELATED APPARATUSES AND METHODS

      
Application Number 19171908
Status Pending
Filing Date 2025-04-07
First Publication Date 2025-07-17
Owner Microchip Technology Incorporated (USA)
Inventor Soni, Ravish

Abstract

Decision feedback equalization (DFE) taps and related apparatuses and methods are disclosed. An apparatus includes a first electrically controllable switch, a second electrically controllable switch, and one or more delay elements. The first electrically controllable switch receives a history bit and selectively provides the history bit to gate terminals of first transistors of a DFE tap circuitry. The second electrically controllable switch receives a complementary history bit and selectively provides the complementary history bit to second gate terminals of second transistors of the DFE tap circuitry. The one or more delay elements provide one or more delayed data integration clock signals responsive to one or more data integration clock signals. A complementary delayed data integration clock signal controls switching of the first electrically controllable switch and the second electrically controllable switch.

IPC Classes  ?

  • H04L 25/03 - Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
  • H03K 5/133 - Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active-delay devices
  • H03K 17/687 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being field-effect transistors

6.

VERTICALLY ORIENTED SPLIT GATE NON-VOLATILE MEMORY CELLS, AND METHOD OF MAKING SAME

      
Application Number 18648291
Status Pending
Filing Date 2024-04-26
First Publication Date 2025-07-17
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Song, Yi
  • Kim, Jinho
  • Zhou, Feng
  • Liu, Xian

Abstract

A semiconductor device includes a semiconductor substrate having an upper surface with a semiconductor member extending vertically from the upper surface, wherein the semiconductor member has a first conductivity type. A first region of a second conductivity type different than the first conductivity type is formed at a proximal end of the semiconductor member adjacent the upper surface. A second region of the second conductivity type is formed at a distal end of the semiconductor member. A channel region of the semiconductor member extends between the first and second regions. A floating gate laterally wraps around a first portion of the channel region. A control gate laterally wraps around the floating gate. A select gate laterally wraps around a second portion of the channel region. An erase gate laterally wraps around the semiconductor member.

IPC Classes  ?

  • H10B 41/30 - Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
  • H01L 21/28 - Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups
  • H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
  • H01L 29/66 - Types of semiconductor device
  • H01L 29/788 - Field-effect transistors with field effect produced by an insulated gate with floating gate
  • H10B 41/42 - Simultaneous manufacture of periphery and memory cells

7.

POWER SEMICONDUCTOR DEVICE INTEGRATED SELECTABLE GATE RESISTANCE

      
Application Number 18830987
Status Pending
Filing Date 2024-09-11
First Publication Date 2025-07-17
Owner Microchip Technology Incorporated (USA)
Inventor Schugart, Perry

Abstract

A power semiconductor device is provided that includes paralleled transistor cells, and a common source, a common drain and a common gate operatively coupled to the paralleled transistor cells. The power semiconductor device also includes a plurality of common gate contact pads operatively coupled to the common gate, and one or more resistors coupled to respective one or more common gate contact pads of the plurality of common gate contact pads. The one or more resistors are also coupled between the respective one or more common gate contact pads and the common gate. The plurality of common gate contact pads provide a selectable resistive decoupling of the common gate by connection of one of the plurality of common gate contact pads.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 23/48 - Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads or terminal arrangements
  • H01L 25/07 - Assemblies consisting of a plurality of individual semiconductor or other solid-state devices all the devices being of a type provided for in a single subclass of subclasses , , , , or , e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in subclass
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form

8.

SKYWIRE

      
Serial Number 99281481
Status Pending
Filing Date 2025-07-14
Owner MICROCHIP TECHNOLOGY INCORPORATED ()
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

downloadable and recorded computer software for monitoring, correcting, verifying, updating, and synchronizing device time references in the field of position, navigation, and time (PNT) signal traceability; downloadable and recorded computer software for comparing and synchronizing time references between networked devices; downloadable and recorded computer software for comparing and synchronizing time references with an authoritative time source; downloadable and recorded computer software for configuring, managing, and monitoring position, navigation, and time (PNT) devices; user manuals sold together with the foregoing Software as a services (SaaS) services featuring computer software for monitoring, correcting, verifying, updating, and synchronizing device time references in the field of position, navigation, and time (PNT) signal traceability; software as a services (SaaS) services featuring computer software for comparing and synchronizing time references between networked devices; software as a services (SaaS) services featuring computer software for comparing and synchronizing time references with an authoritative time source; software as a services (SaaS) services featuring computer software for configuring, managing, and monitoring position, navigation, and time (PNT) devices

9.

VOLTAGE LEVEL SHIFTER

      
Application Number US2025010474
Publication Number 2025/147717
Status In Force
Filing Date 2025-01-06
Publication Date 2025-07-10
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Gammie, David

Abstract

An apparatus (100) may include a first node (104) coupled to a first terminal, the first terminal to receive a first control signal (S_IN); a second node (102) coupled to a second terminal, the second terminal to receive a second control signal (H_IN); a first capacitor (CO) having a first plate coupled to the first node and a second plate coupled to a first output terminal (H); a second capacitor (Cl) having a first plate coupled to the second node and a second plate coupled to a second output terminal (S); a first stack of transistors (M223, M24, M25) coupled between a positive supply terminal (POS through M2, X0) and a common mode terminal (CM), the first stack operable to divide voltage: and a second stack of transistors (M5, M4, M3) coupled between a negative supply terminal (NEG through M1, X10) and the common mode terminal (CM), the second stack operable to divide voltage.

IPC Classes  ?

10.

PREDICTING COMPUTE JOB RESOURCES AND COMPUTE TIME FOR COMPUTATION JOBS OF DESIGN OF SEMICONDUCTOR DEVICES USING MACHINE LEARNING MODELS

      
Application Number 19010004
Status Pending
Filing Date 2025-01-04
First Publication Date 2025-07-10
Owner Microchip Technology Incorporated (USA)
Inventor
  • Dumitrescu, Claudia Anca
  • Kodela, Ravi Kumar
  • Ruddy, Peter
  • Deshpande, Mandar
  • Harrison, Troy
  • Rajan, Karthik

Abstract

A job manager may receive a request for a design of a semiconductor device to be verified by a set of computing devices, wherein the request comprises design parameters regarding the design of the semiconductor device. The job manager may provide the design parameters as inputs to a machine learning model trained to predict amounts of computational resources and amounts of compute time for verifying designs of semiconductor devices. The job manager may obtain, as an output from the machine learning model, a predicted amount of computational resources and a predicted amount of compute time for verifying the design of the semiconductor device. The job manager may determine an availability of resources, of the set of computing devices, for verifying the design of the semiconductor device. The job manager may cause the design of the semiconductor device to be verified by one or more computing devices.

IPC Classes  ?

  • G06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
  • G06F 30/392 - Floor-planning or layout, e.g. partitioning or placement

11.

VOLTAGE LEVEL SHIFTER

      
Application Number 19010876
Status Pending
Filing Date 2025-01-06
First Publication Date 2025-07-10
Owner Microchip Technology Incorporated (USA)
Inventor Gammie, David

Abstract

An apparatus may include a first node coupled to a first terminal, the first terminal to receive a first control signal; a second node coupled to a second terminal, the second terminal to receive a second control signal; a first capacitor having a first plate coupled to the first node and a second plate coupled to a first output terminal; a second capacitor having a first plate coupled to the second node and a second plate coupled to a second output terminal; a first stack of transistors coupled between a positive supply terminal and a common mode terminal, the first stack operable to divide voltage; and a second stack of transistors coupled between a negative supply terminal and the common mode terminal, the second stack operable to divide voltage.

IPC Classes  ?

  • H03F 3/45 - Differential amplifiers
  • H03K 19/0185 - Coupling arrangementsInterface arrangements using field-effect transistors only

12.

BASE ASSEMBLIES FOR KNOB ON DISPLAY DEVICES AND RELATED SYSTEMS, METHODS, AND DEVICES

      
Application Number 19092713
Status Pending
Filing Date 2025-03-27
First Publication Date 2025-07-10
Owner Atmel Corporation (USA)
Inventor Hinson, Nigel

Abstract

Knob on display (KoD) devices and related systems, methods, and devices are disclosed. A KoD device includes at least one electrode including an electrically conductive material. The KoD device also includes a base assembly configured to be positioned between a touch screen of a touch screen device and the at least one electrode. The at least one electrode is configured to be positioned in engagement proximity to a touch sensor of the touch screen device through the base assembly.

IPC Classes  ?

  • G06F 1/16 - Constructional details or arrangements
  • G05G 9/047 - Manually-actuated control mechanisms provided with one single controlling member co-operating with two or more controlled members, e.g. selectively, simultaneously the controlling member being movable in different independent ways, movement in each individual way actuating one controlled member only in which movement in two or more ways can occur simultaneously the controlling member being movable by hand about orthogonal axes, e.g. joysticks
  • G06F 3/0354 - Pointing devices displaced or positioned by the userAccessories therefor with detection of 2D relative movements between the device, or an operating part thereof, and a plane or surface, e.g. 2D mice, trackballs, pens or pucks
  • G06F 3/0362 - Pointing devices displaced or positioned by the userAccessories therefor with detection of 1D translations or rotations of an operating part of the device, e.g. scroll wheels, sliders, knobs, rollers or belts
  • G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means

13.

APPARATUS FORMED FROM ELECTRONIC COMPONENTS HAVING DIFFERENT RESPECTIVE THICKNESSES AND METHODS OF FORMING AN APPARATUS FROM ELECTRONIC COMPONENTS HAVING DIFFERENT RESPECTIVE THICKNESSES

      
Application Number US2024033531
Publication Number 2025/147286
Status In Force
Filing Date 2024-06-12
Publication Date 2025-07-10
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Lam, Mankit

Abstract

An apparatus includes a pair of substrates with conductive material formed on portions of inwardly facing surfaces thereof, and a step formed in or on the conductive material on one of the pair of substrates. A lead frame having leads and electronic components having different respective thicknesses are mounted between the conductive materials on the pair of substrates. The step has a step thickness dimensioned to facilitate electrical contact between a thickest one of the electronic components or the leads with the step in the conductive material on one of the pair of substrates and the conductive material on the one other of the pair of substrates. An electrical signal path is formed between the electronic components or the leads disposed in electrical contact with the step and the conductive material on the one other of the pair of substrates.

IPC Classes  ?

  • H01L 23/373 - Cooling facilitated by selection of materials for the device
  • H01L 23/538 - Arrangements for conducting electric current within the device in operation from one component to another the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
  • H01L 25/07 - Assemblies consisting of a plurality of individual semiconductor or other solid-state devices all the devices being of a type provided for in a single subclass of subclasses , , , , or , e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in subclass

14.

APPARATUS FORMED FROM ELECTRONIC COMPONENTS HAVING DIFFERENT RESPECTIVE THICKNESSES AND METHODS OF FORMING AN APPARATUS FROM ELECTRONIC COMPONENTS HAVING DIFFERENT RESPECTIVE THICKNESSES

      
Application Number 18740864
Status Pending
Filing Date 2024-06-12
First Publication Date 2025-07-03
Owner Microchip Technology Incorporated (USA)
Inventor Lam, Mankit

Abstract

An apparatus includes a pair of substrates with conductive material formed on portions of inwardly facing surfaces thereof, and a step formed in or on the conductive material on one of the pair of substrates. A lead frame having leads and electronic components having different respective thicknesses are mounted between the conductive materials on the pair of substrates. The step has a step thickness dimensioned to facilitate electrical contact between a thickest one of the electronic components or the leads with the step in the conductive material on one of the pair of substrates and the conductive material on the one other of the pair of substrates. An electrical signal path is formed between the electronic components or the leads disposed in electrical contact with the step and the conductive material on the one other of the pair of substrates.

IPC Classes  ?

  • H01L 23/498 - Leads on insulating substrates
  • H01L 21/48 - Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups or
  • H01L 23/00 - Details of semiconductor or other solid state devices
  • H01L 23/31 - Encapsulation, e.g. encapsulating layers, coatings characterised by the arrangement

15.

FINFET DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024047075
Publication Number 2025/144480
Status In Force
Filing Date 2024-09-17
Publication Date 2025-07-03
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Odekirk, Bruce
  • Yach, Randy, L.

Abstract

A FinFET device that may include a substrate (20). A drain layer (30) on a first side of the substrate. A drift layer (40) on a second side of the substrate. The drift layer having a fin-shaped portion (50) and a recessed portion. A doped-well layer (70) over the recessed portion of the drift layer and along sides of the fin-shaped portion of the drift layer. A body layer (80) and a source layer (90) formed over a portion of the doped-well layer over the recessed portion of the drift layer. An insulating layer (75) over the doped-well layer. A gate electrode (110) over the insulating layer.

IPC Classes  ?

  • H01L 29/08 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/10 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/417 - Electrodes characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched

16.

FINFET DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number 18883603
Status Pending
Filing Date 2024-09-12
First Publication Date 2025-07-03
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Odekirk, Bruce
  • Yach, Randy L.

Abstract

A FinFET device that may include a substrate. A drain layer on a first side of the substrate. A drift layer on a second side of the substrate. The drift layer having a fin-shaped portion and a recessed portion. A doped-well layer over the recessed portion of the drift layer and along sides of the fin-shaped portion of the drift layer. A body layer and a source layer formed over a portion of the doped-well layer over the recessed portion of the drift layer. An insulating layer over the doped-well layer. A gate electrode over the insulating layer.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/66 - Types of semiconductor device
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate

17.

PROGRAMMABLE LOGIC BLOCK COMPRISING FLASH MEMORY ARRAY TO STORE CONFIGURATION DATA FOR PROGRAMMABLE LOGIC

      
Application Number 18435943
Status Pending
Filing Date 2024-02-07
First Publication Date 2025-06-26
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Tran, Hieu Van
  • Pham, Hien
  • Bui, Hung
  • Tran, Han
  • Do, Nhan
  • Ghazavi, Parviz
  • Tkachev, Yuri
  • Festes, Gilles

Abstract

In one example, a system comprises a programmable logic block comprising programmable logic and a configuration block to store and provide configuration data to the programmable logic, the configuration block comprising a flash memory array to store the configuration data, and the flash memory array comprising an array of split-gate flash memory cells.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

18.

FINFET DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024034740
Publication Number 2025/136449
Status In Force
Filing Date 2024-06-20
Publication Date 2025-06-26
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Odekirk, Bruce
  • Yach, Randy

Abstract

A FinFET device that may include a substrate. A drain layer on a first side of the substrate. A drift layer on a second side of the substrate. The drift layer having a fin-shaped portion and a recessed portion. A doped-well layer over the fin-shaped portion of the drift layer. An insulating layer over the doped-well layer and over the recessed portion of the drift layer. A gate electrode over the insulating layer.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/08 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 21/336 - Field-effect transistors with an insulated gate

19.

SYSTEM AND METHODS FOR PHYSICAL IDENTIFICATION OF MANUFACTURED PRODUCTS

      
Application Number 18613346
Status Pending
Filing Date 2024-03-22
First Publication Date 2025-06-26
Owner Microchip Technology Incorporated (USA)
Inventor
  • Winkles, Roger
  • Chainok, Manuschai

Abstract

A manufactured product may include a machine-readable physical identifier and the machine-readable physical identifier may be stored in a tracking file. The machine-readable physical identifier may be encoded with manufacturing information related to the manufactured product, including but not limited to manufacturing location, lot number and manufacturing date. The tracking file may be updated based on one or more supply chain operations, including but not limited to a testing operation, a shipping operation or a delivery operation. The tracking file may include information on testing results, shipping origin and destinations and delivery locations. The tracking file may be delivered to a customer along with the manufactured products listed in the tracking file.

IPC Classes  ?

  • G06Q 10/087 - Inventory or stock management, e.g. order filling, procurement or balancing against orders

20.

FINFET DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number 18739805
Status Pending
Filing Date 2024-06-11
First Publication Date 2025-06-26
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Odekirk, Bruce
  • Yach, Randy L.

Abstract

A FinFET device that may include a substrate. A drain layer on a first side of the substrate. A drift layer on a second side of the substrate. The drift layer having a fin-shaped portion and a recessed portion. A doped-well layer over the fin-shaped portion of the drift layer. An insulating layer over the doped-well layer and over the recessed portion of the drift layer. A gate electrode over the insulating layer.

IPC Classes  ?

  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 29/10 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form
  • H01L 29/20 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
  • H01L 29/66 - Types of semiconductor device

21.

SYSTEM AND METHODS FOR PHYSICAL IDENTIFICATION OF MANUFACTURED PRODUCTS

      
Application Number US2024035068
Publication Number 2025/136450
Status In Force
Filing Date 2024-06-21
Publication Date 2025-06-26
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Winkles, Roger
  • Chainok, Manuschai

Abstract

A manufactured product may include a machine-readable physical identifier and the machine-readable physical identifier may be stored in a tracking file. The machine-readable physical identifier may be encoded with manufacturing information related to the manufactured product, including but not limited to manufacturing location, lot number and manufacturing date. The tracking file may be updated based on one or more supply chain operations, including but not limited to a testing operation, a shipping operation or a delivery operation. The tracking file may include information on testing results, shipping origin and destinations and delivery locations. The tracking file may be delivered to a customer along with the manufactured products listed in the tracking file.

IPC Classes  ?

  • G06Q 10/06 - Resources, workflows, human or project managementEnterprise or organisation planningEnterprise or organisation modelling
  • G06K 19/06 - Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
  • G06Q 10/08 - Logistics, e.g. warehousing, loading or distributionInventory or stock management
  • G06Q 10/0833 - Tracking
  • G06Q 10/087 - Inventory or stock management, e.g. order filling, procurement or balancing against orders
  • G06Q 50/04 - Manufacturing

22.

METHOD AND APPARATUS FOR SUPPRESSING RINGING IN CONTROLLER AREA NETWORK (CAN) BUS

      
Application Number US2024060879
Publication Number 2025/137185
Status In Force
Filing Date 2024-12-18
Publication Date 2025-06-26
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Jordan, Declan
  • Gammie, David

Abstract

A circuit to suppress ringing in a Controller Area Network (CAN) bus having a CAN high (CANH) wire and a CAN low (CANL) wire is provided. The circuit may include processing circuitry to generate a CAN control signal, and a transconductance amplifier to receive a first input signal corresponding to the CAN control signal and a voltage signal from the CANL wire, and to generate an output current signal based on a difference between the first input signal and the voltage signal from the CANL wire. An output terminal of the transconductance amplifier may be coupled to the CANH wire to source current to or sink current from the CANH wire.

IPC Classes  ?

  • H04L 12/413 - Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]
  • H03K 5/1252 - Suppression or limitation of noise or interference
  • H04L 25/02 - Baseband systems Details
  • H04L 12/40 - Bus networks

23.

PROGRAMMABLE LOGIC BLOCK COMPRISING FLASH MEMORY ARRAY TO STORE CONFIGURATION DATA FOR PROGRAMMABLE LOGIC

      
Application Number US2024019743
Publication Number 2025/136429
Status In Force
Filing Date 2024-03-13
Publication Date 2025-06-26
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Tran, Hieu Van
  • Pham, Hien
  • Bui, Hung
  • Tran, Han
  • Do, Nhan
  • Ghazavi, Parviz
  • Tkachev, Yuri
  • Festes, Gilles

Abstract

In one example, a system comprises a programmable logic block comprising programmable logic and a configuration block to store and provide configuration data to the programmable logic, the configuration block comprising a flash memory array to store the configuration data, and the flash memory array comprising an array of split-gate flash memory cells.

IPC Classes  ?

  • G11C 16/24 - Bit-line control circuits
  • G11C 5/00 - Details of stores covered by group
  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
  • G11C 16/10 - Programming or data input circuits
  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
  • G11C 7/10 - Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers

24.

STORING AND PROVIDING ACCESS TO ROUND KEYS OF ADVANCED ENCRYPTION STANDARD USING DUAL PORT MEMORY DEVICES

      
Application Number US2024059421
Publication Number 2025/128600
Status In Force
Filing Date 2024-12-10
Publication Date 2025-06-19
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Guo, Ge

Abstract

A system includes one or more processing units adapted to generate, using a first encryption key, a first set of round keys for rounds of an advanced encryption standard (AES) algorithm; generate, using a second encryption key, a second set of round keys; and determine different addresses, of a plurality of memory devices, for the first and second sets of round keys; and store the first and second sets of round keys in the different addresses, wherein the first round key is stored in a memory device, of the plurality of memory devices, using a first port of the memory device, and wherein the memory device is a dual port memory device that includes the first port and a second port.

IPC Classes  ?

  • H04L 9/06 - Arrangements for secret or secure communicationsNetwork security protocols the encryption apparatus using shift registers or memories for blockwise coding, e.g. D.E.S. systems

25.

High Electron Mobility Transistor and Method for Manufacturing Same

      
Application Number 18915809
Status Pending
Filing Date 2024-10-15
First Publication Date 2025-06-19
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Chen, Bomy
  • Gross, Leon
  • Yach, Randy L.

Abstract

A High-Electron-Mobility-Transistor that may include a substrate with a buffer layer formed on the substrate. A recess formed in the buffer layer. A barrier layer formed on the buffer layer. A gate recess formed in the barrier layer, the gate recess overlaps the recess in the buffer layer. A drain terminal formed at a first side of the barrier layer. A source terminal formed at a second side of the barrier layer. An isolation structure formed within the gate recess proximate the drain terminal. A doped structure formed adjacent to the isolation structure within the gate recess proximate the source terminal. A gate terminal formed on the doped structure.

IPC Classes  ?

  • H01L 29/66 - Types of semiconductor device
  • H01L 29/20 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
  • H01L 29/778 - Field-effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT

26.

TERMINATION STRUCTURE FOR A SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024034504
Publication Number 2025/128157
Status In Force
Filing Date 2024-06-18
Publication Date 2025-06-19
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Sharma, Yogesh, Kumar
  • Odekirk, Bruce
  • Yach, Randy

Abstract

A termination structure for a semiconductor device that may include a substrate having a first type dopant. A plurality of doped-wells having a second type dopant formed in the substrate. A plurality of trenches formed into the plurality of doped-wells, respective ones of the formed trenches exposing a bottom surface of the doped-well, and exposing side surfaces of the doped-well, and a material within respective ones of the formed trenches, wherein the material in respective ones of the formed trenches is surrounded by the exposed bottom surface of the doped-well of the respective formed trench and the exposed side surfaces of the doped-well of the respective formed trench.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form

27.

HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024051417
Publication Number 2025/128197
Status In Force
Filing Date 2024-10-15
Publication Date 2025-06-19
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Chen, Bomy
  • Gross, Leon
  • Yach, Randy

Abstract

A High-Electron-Mobility-Transistor includes a substrate (20) with a buffer layer (30) formed on the substrate. A recess (50) is formed in the buffer layer. A barrier layer (40) is formed on the buffer layer. A gate recess (55) is formed in the barrier layer, wherein the gate recess overlaps the recess in the buffer layer. A drain terminal (60) is formed at a first side of the barrier layer. A source terminal (70) is formed at a second side of the barrier layer. An isolation structure (80) is formed within the gate recess proximate the drain terminal. A doped structure (90) is formed adjacent to the isolation structure within the gate recess proximate the source terminal. A gate terminal (100) is formed on the doped structure.

IPC Classes  ?

  • H10D 30/47 - FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
  • H10D 30/01 - Manufacture or treatment
  • H10D 62/17 - Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
  • H10D 62/10 - Shapes, relative sizes or dispositions of the regions of the semiconductor bodiesShapes of the semiconductor bodies
  • H10D 62/85 - Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs

28.

DETERMINING PHYSICAL ADDRESSES OF MEMORY DEVICES USING DIVISION BY PRIME NUMBERS

      
Application Number US2024059419
Publication Number 2025/128599
Status In Force
Filing Date 2024-12-10
Publication Date 2025-06-19
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Leighton, James
  • Mohamed, Hichem Belhadj

Abstract

A processing unit, associated with a host device, adapted to receive a request to calculate a first physical address of an external device based on a second physical address of the host device; determine a tree of parallel adders corresponding to the division operation; obtain an output value from the tree of parallel adders based on the input values; and calculate the first physical address using the output value. The first physical address of the external device is to be calculated based on a division operation that divides the second physical address by a divisor. The tree of parallel adders is determined based on input values that include a number of bits of the second physical address and a divisor.

IPC Classes  ?

  • G06F 7/535 - Dividing only
  • G06F 12/06 - Addressing a physical block of locations, e.g. base addressing, module addressing, address space extension, memory dedication
  • G06F 12/0846 - Cache with multiple tag or data arrays being simultaneously accessible
  • G06F 12/02 - Addressing or allocationRelocation

29.

CONTROLLER AREA NETWORK (CAN) BUS DRIVER USING TRANSLINEAR LOOPS

      
Application Number US2024059675
Publication Number 2025/128761
Status In Force
Filing Date 2024-12-11
Publication Date 2025-06-19
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Jordan, Declan
  • Gammie, David

Abstract

A Controller Area Network (CAN) bus driver for driving a CAN bus is provided. The bus driver may include a first translinear loop circuit to receive an input voltage and output a first output current signal corresponding to an exponential function, a second translinear loop circuit to receive the input voltage and output a second output current signal corresponding to a hyperbolic function, a divider circuit to output a divided output current signal corresponding to the first output current signal divided by the second output current signal, a CAN Lo driver circuit to output the divided output current signal to a CAN Lo wire of the CAN bus, and a CAN Hi driver circuit to output the divided output current signal to a CAN Hi wire of the CAN bus.

IPC Classes  ?

30.

Transistor and Method for Manufacturing Same

      
Application Number 18738371
Status Pending
Filing Date 2024-06-10
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Yach, Randy L.
  • Odekirk, Bruce

Abstract

A transistor comprising a drain layer, a drift layer over the drain layer, a channel layer over the drift layer, and a source layer over the channel layer. A trench formed through the source layer, through the channel layer and into at least partially the drift layer. A gate formed within the trench.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 21/265 - Bombardment with wave or particle radiation with high-energy radiation producing ion implantation
  • H01L 21/266 - Bombardment with wave or particle radiation with high-energy radiation producing ion implantation using masks
  • H01L 29/10 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/66 - Types of semiconductor device
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate

31.

TERMINATION STRUCTURE FOR A SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number 18740011
Status Pending
Filing Date 2024-06-11
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Sharma, Yogesh Kumar
  • Odekirk, Bruce
  • Yach, Randy L.

Abstract

A termination structure for a semiconductor device that may include a substrate having a first type dopant. A plurality of doped-wells having a second type dopant formed in the substrate. A plurality of trenches formed into the plurality of doped-wells, respective ones of the formed trenches exposing a bottom surface of the doped-well, and exposing side surfaces of the doped-well, and a material within respective ones of the formed trenches, wherein the material in respective ones of the formed trenches is surrounded by the exposed bottom surface of the doped-well of the respective formed trench and the exposed side surfaces of the doped-well of the respective formed trench.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 21/762 - Dielectric regions

32.

DETERMINING PHYSICAL ADDRESSES OF MEMORY DEVICES USING DIVISION BY PRIME NUMBERS

      
Application Number 18935414
Status Pending
Filing Date 2024-11-01
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor
  • Leighton, James
  • Mohamed, Hichem Belhadj

Abstract

A processing unit, associated with a host device, adapted to receive a request to calculate a first physical address of an external device based on a second physical address of the host device; determine a tree of parallel adders corresponding to the division operation; obtain an output value from the tree of parallel adders based on the input values; and calculate the first physical address using the output value. The first physical address of the external device is to be calculated based on a division operation that divides the second physical address by a divisor. The tree of parallel adders is determined based on input values that include a number of bits of the second physical address and a divisor.

IPC Classes  ?

  • G06F 7/501 - Half or full adders, i.e. basic adder cells for one denomination
  • G06F 7/535 - Dividing only

33.

TRANSISTOR AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024033543
Publication Number 2025/122192
Status In Force
Filing Date 2024-06-12
Publication Date 2025-06-12
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Yach, Randy
  • Odekirk, Bruce

Abstract

A transistor comprising a drain layer, a drift layer over the drain layer, a channel layer over the drift layer, and a source layer over the channel layer. A trench formed through the source layer, through the channel layer and into at least partially the drift layer. A gate formed within the trench.

IPC Classes  ?

  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/08 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 21/336 - Field-effect transistors with an insulated gate

34.

PROGRAMMING OF A SELECTED NON-VOLATILE MEMORY CELL BY CHANGING PROGRAMMING PULSE CHARACTERISTICS

      
Application Number US2023086193
Publication Number 2025/122167
Status In Force
Filing Date 2023-12-28
Publication Date 2025-06-12
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Tran, Hieu Van
  • Lemke, Steven
  • Do, Nhan
  • Reiten, Mark

Abstract

In one example, a method comprises applying a first programming pulse to a terminal of a selected non-volatile memory cell; and applying a second programming pulse to the terminal of the selected non-volatile memory cell, wherein a magnitude of a voltage the second programming pulse is equal to or lower than a magnitude of a voltage of the first programming pulse; wherein the selected non-volatile memory cell is programmed to a target value by the first programming pulse and the second programming pulse.

IPC Classes  ?

  • G11C 11/54 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using elements simulating biological cells, e.g. neuron
  • G11C 16/10 - Programming or data input circuits
  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention

35.

LOW VOLTAGE RESISTIVE RANDOM ACCESS MEMORY (RRAM) CELL AND METHODS OF FORMATION

      
Application Number US2024016781
Publication Number 2025/122179
Status In Force
Filing Date 2024-02-21
Publication Date 2025-06-12
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Zhou, Feng
  • Liu, Xian
  • Lemke, Steven
  • Tkachev, Yuri
  • Tran, Hieu Van
  • Do, Nhan

Abstract

The disclosed memory device (60) includes a first conductive contact (36) extending through a first insulation material (32), a second conductive material (38a) on the first conductive contact, a resistive switching dielectric material (42a) on the second conductive material, a first conductive material (44a) on the resistive switching dielectric material, and an insulation layer (46) disposed over the first conductive material, the resistive switching dielectric material, and the second conductive material, wherein the resistive switching dielectric material and the upper conductive material are laterally displaced from the first conductive contact. Fabrication involves at least two annealing processes, one after forming the resistive switching dielectric material and another after forming the upper conductive material and/or insulation layer.

IPC Classes  ?

  • H10N 70/20 - Multistable switching devices, e.g. memristors
  • H10B 63/00 - Resistance change memory devices, e.g. resistive RAM [ReRAM] devices

36.

METHOD OF MAKING MEMORY CELLS, TRANSISTOR DEVICES AND LOGIC DEVICES ON SILICON-ON-INSULATOR SUBSTRATE

      
Application Number US2024019271
Publication Number 2025/122182
Status In Force
Filing Date 2024-03-08
Publication Date 2025-06-12
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Kim, Jinho
  • Liu, Xian
  • Do, Nhan

Abstract

A method of forming a semiconductor device by providing a substrate having bulk silicon (10a), an insulation layer (10b) over the bulk silicon, and a silicon layer (10c) over the insulation layer. The silicon and insulation layers are removed from first (16) and second areas (18), while maintained in a third area (20). A memory cell (24) is formed in the first area having a floating gate (32) over a first portion of a memory cell channel region (30) and a control gate (34) over a second portion of the memory cell channel region. A transistor device (40) is formed in the second area having a transistor gate (48) over a transistor channel region (46). A logic device (60) is formed in the third area having a logic device gate (68) over a logic device channel region (66). The memory cell channel region and the transistor channel region are disposed in the bulk silicon. The logic device channel region is disposed in the silicon layer.

IPC Classes  ?

  • H10B 41/40 - Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
  • H01L 27/12 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
  • H10B 41/49 - Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
  • H01L 21/28 - Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups
  • H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched

37.

STORING AND PROVIDING ACCESS TO ROUND KEYS OF ADVANCED ENCRYPTION STANDARD USING DUAL PORT MEMORY DEVICES

      
Application Number 18967642
Status Pending
Filing Date 2024-12-03
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor Guo, Ge

Abstract

A system includes one or more processing units adapted to generate, using a first encryption key, a first set of round keys for rounds of an advanced encryption standard (AES) algorithm; generate, using a second encryption key, a second set of round keys; and determine different addresses, of a plurality of memory devices, for the first and second sets of round keys; and store the first and second sets of round keys in the different addresses, wherein the first round key is stored in a memory device, of the plurality of memory devices, using a first port of the memory device, and wherein the memory device is a dual port memory device that includes the first port and a second port.

IPC Classes  ?

  • G06F 21/60 - Protecting data
  • G06F 21/79 - Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories

38.

CONTROLLER AREA NETWORK (CAN) BUS DRIVER USING TRANSLINEAR LOOPS

      
Application Number 18977300
Status Pending
Filing Date 2024-12-11
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor
  • Jordan, Declan
  • Gammie, David

Abstract

A Controller Area Network (CAN) bus driver for driving a CAN bus is provided. The bus driver may include a first translinear loop circuit to receive an input voltage and output a first output current signal corresponding to an exponential function, a second translinear loop circuit to receive the input voltage and output a second output current signal corresponding to a hyperbolic function, a divider circuit to output a divided output current signal corresponding to the first output current signal divided by the second output current signal, a CAN Lo driver circuit to output the divided output current signal to a CAN Lo wire of the CAN bus, and a CAN Hi driver circuit to output the divided output current signal to a CAN Hi wire of the CAN bus.

IPC Classes  ?

  • G06F 13/40 - Bus structure
  • H03K 17/60 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being bipolar transistors
  • H03K 17/687 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being field-effect transistors

39.

TRANSMISSION OF SIGNALS FOR RANGING, TIMING, AND DATA TRANSFER

      
Application Number 19000236
Status Pending
Filing Date 2024-12-23
First Publication Date 2025-06-12
Owner Microchip Technology Incorporated (USA)
Inventor
  • Peterson, Benjamin
  • Foster, Richard Stuart
  • Warriner, Jeremy Dean

Abstract

A method is disclosed. In various examples, the method may include receiving an instruction for generating a ranging signal, and transmitting the ranging signal at least partially responsive to the instruction. In various examples the ranging signal may be transmitted via a terrestrial transmitter for transmitting radio waves having encoded messaging information and timing information for one or more of positioning, navigation and timing. In various examples, the ranging signal may exhibit a first ranging pulse and a second ranging pulse of a pulse group and an encoded transmitter identifier, the transmitter identifier encoded by modulating an inter-pulse interval defined between a start of the first ranging pulse and a start of the second ranging pulse.

IPC Classes  ?

  • G01S 1/04 - Beacons or beacon systems transmitting signals having a characteristic or characteristics capable of being detected by non-directional receivers and defining directions, positions, or position lines fixed relatively to the beacon transmittersReceivers co-operating therewith using radio waves Details

40.

METHOD OF MAKING MEMORY CELLS, TRANSISTOR DEVICES AND LOGIC DEVICES ON SILICON-ON-INSULATOR SUBSTRATE

      
Application Number 18582612
Status Pending
Filing Date 2024-02-20
First Publication Date 2025-06-12
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Kim, Jinho
  • Liu, Xian
  • Do, Nhan

Abstract

A method of forming a semiconductor device by providing a substrate having bulk silicon, an insulation layer over the bulk silicon, and a silicon layer over the insulation layer. The silicon and insulation layers are removed from first and second areas, while maintained in a third area. A memory cell is formed in the first area having a floating gate over a first portion of a memory cell channel region and a control gate over a second portion of the memory cell channel region. A transistor device is formed in the second area having a transistor gate over a transistor channel region. A logic device is formed in the third area having a logic device gate over a logic device channel region. The memory cell channel region and the transistor channel region are disposed in the bulk silicon. The logic device channel region is disposed in the silicon layer.

IPC Classes  ?

  • H10B 41/27 - Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
  • H01L 29/423 - Electrodes characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
  • H01L 29/66 - Types of semiconductor device
  • H01L 29/788 - Field-effect transistors with field effect produced by an insulated gate with floating gate

41.

ACCELERATED PROGRAMMING OF FOUR GATE, SPLIT-GATE FLASH MEMORY CELLS

      
Application Number 18594492
Status Pending
Filing Date 2024-03-04
First Publication Date 2025-06-12
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Markov, Viktor
  • Yoo, Jong-Won
  • Kotov, Alexander

Abstract

A method of programming a memory device comprising control gate lines, erase gate lines, select gate lines, source lines and bit lines connected to rows and columns of memory cells, the method comprising performing an erase operation that includes applying a first voltage to one of the erase gate lines, performing a pre-program operation that includes electrically connecting the one of the erase gate lines to a pair of the control gate lines to use positive charge on the one of the erase gate lines from the erase operation to pre-charge the pair of the control gate lines, and performing a program operation that includes applying a second voltage to the one of the erase gate lines and the pair of the control gate lines.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

42.

TRENCH POWER SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number US2024034460
Publication Number 2025/122193
Status In Force
Filing Date 2024-06-18
Publication Date 2025-06-12
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Odekirk, Bruce
  • Yach, Randy

Abstract

A trench power semiconductor device comprising a silicon carbide drain layer, a silicon carbide drift layer over the silicon carbide drain layer and a first silicon layer over the silicon carbide drift layer. A second silicon layer over the first silicon layer with a source silicon carbide layer over the second silicon layer. A trench formed through the source silicon carbide layer, through the second silicon layer and into at least partially the first silicon layer. A gate terminal contact formed on the trench with a drain terminal contact formed on the silicon carbide drain layer.

IPC Classes  ?

  • H01L 29/10 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form
  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 29/165 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form including two or more of the elements provided for in group in different semiconductor regions

43.

IDENTIFYING WORDLINES SUSCEPTIBLE TO DEEPER ERASE CONDITIONS

      
Application Number US2024036901
Publication Number 2025/122195
Status In Force
Filing Date 2024-07-05
Publication Date 2025-06-12
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Shukla, Pitamber
  • Ziper, Igor
  • Norrie, Chris
  • Yelisetti, Srinivas

Abstract

In some implementations, a controller may identify a block of a memory device that is scheduled for an erase operation. The controller may determine, using a machine learning model or a data structure, whether a wordline of the block is susceptible to a deeper erase condition before the erase operation. The data structure identifies wordlines that are susceptible to deeper erase conditions. The controller may perform a programming operation, on the wordline, to program a predetermined bit pattern on the wordline based on the wordline being susceptible to the deeper erase condition. The controller may perform the erase operation on the block after performing the programming operation.

IPC Classes  ?

  • G11C 16/16 - Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
  • G11C 16/10 - Programming or data input circuits

44.

PROGRAM SPEED COMPENSATION FOR NON-VOLATILE MEMORY CELLS

      
Application Number US2024019272
Publication Number 2025/122183
Status In Force
Filing Date 2024-03-08
Publication Date 2025-06-12
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Song, Yi
  • Liu, Xian
  • Kim, Jinho

Abstract

A method of programming memory cells that includes reading the memory cells to determine respective read currents for the memory cells. Respective ones of the memory cells are assigned to one of a plurality of groups of the memory cells, wherein respective ones of the plurality of groups of the memory cells are associated with a different range of read currents, such that the determined read current for a respective one of the memory cells is within the range of read currents for the group of the memory cells to which the memory cell is assigned. The memory cells are programmed using program currents that vary for respective ones of the memory cells depending upon the group of the memory cells to which the memory cell is assigned.

IPC Classes  ?

  • G11C 16/10 - Programming or data input circuits
  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
  • G11C 16/26 - Sensing or reading circuitsData output circuits

45.

ACCELERATED PROGRAMMING OF FOUR-GATE, SPLIT-GATE FLASH MEMORY CELLS

      
Application Number US2024019274
Publication Number 2025/122184
Status In Force
Filing Date 2024-03-08
Publication Date 2025-06-12
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Markov, Viktor
  • Yoo, Jong-Won
  • Kotov, Alexander

Abstract

A method of programming a memory device comprising control gate lines, erase gate lines, select gate lines, source lines and bit lines connected to rows and columns of memory cells, the method comprising performing an erase operation that includes applying a first voltage to one of the erase gate lines, performing a pre-program operation that includes electrically connecting the one of the erase gate lines to a pair of the control gate lines to use positive charge on the one of the erase gate lines from the erase operation to pre-charge the pair of the control gate lines, and performing a program operation that includes applying a second voltage to the one of the erase gate lines and the pair of the control gate lines.

IPC Classes  ?

  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
  • G11C 16/10 - Programming or data input circuits
  • G11C 16/14 - Circuits for erasing electrically, e.g. erase voltage switching circuits
  • G11C 16/30 - Power supply circuits
  • G11C 5/14 - Power supply arrangements
  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency

46.

Apparatus and Method for Clock Frequency Estimation With Subsets of Time Measurements

      
Application Number 18581654
Status Pending
Filing Date 2024-02-20
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

An apparatus includes a clock signal input, a sampling circuit, and an estimation circuit. The clock signal input receives N time measurements. A time measurement denotes a respective portion of a given cycle of a clock signal. The sampling circuit is to generate a first and second sampled window from the clock signal input. The first sampled window includes a sum of a plurality of a first m of the N time measurements. The second sampled window includes a sum of a plurality of a last m of the N time measurements. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

47.

TRENCH POWER SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

      
Application Number 18738741
Status Pending
Filing Date 2024-06-10
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Yach, Randy L.
  • Odekirk, Bruce

Abstract

A trench power semiconductor device comprising a silicon carbide drain layer, a silicon carbide drift layer over the silicon carbide drain layer and a first silicon layer over the silicon carbide drift layer. A second silicon layer over the first silicon layer with a source silicon carbide layer over the second silicon layer. A trench formed through the source silicon carbide layer, through the second silicon layer and into at least partially the first silicon layer. A gate terminal contact formed on the trench with a drain terminal contact formed on the silicon carbide drain layer.

IPC Classes  ?

  • H01L 29/78 - Field-effect transistors with field effect produced by an insulated gate
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form
  • H01L 29/167 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form further characterised by the doping material
  • H01L 29/66 - Types of semiconductor device

48.

Silicon Carbide Driver Using High Voltage Capacitors for Isolation and Signal Transmission

      
Application Number 18966025
Status Pending
Filing Date 2024-12-02
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor Gammie, David

Abstract

A gate driver circuit to receive an input drive signal and output an output drive signal is provided. The gate driver circuit may include a first capacitor having first and second terminals, a second capacitor having first and second terminals, a first set of switches to selectively couple the first terminals of the first and second capacitors to the input drive signal and a power supply voltage, a second set of switches to selectively couple the second terminals of the first and second capacitors to a reference voltage and a high impedance node, and a comparator having a first terminal coupled to the reference voltage and a second terminal coupled to the high impedance node. The comparator may output the output drive signal based on a comparison of the reference voltage and a voltage at the high impedance node.

IPC Classes  ?

  • H03K 17/567 - Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
  • H03K 17/687 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being field-effect transistors

49.

LOW VOLTAGE RESISTIVE RANDOM ACCESS MEMORY (RRAM) CELLS AND METHOD OF FORMATION

      
Application Number 18438371
Status Pending
Filing Date 2024-02-09
First Publication Date 2025-06-05
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Zhou, Feng
  • Liu, Xian
  • Lemke, Steven
  • Tkachev, Yuri
  • Tran, Hieu Van
  • Do, Nhan

Abstract

A memory device, and method of formation, that includes a first insulation material disposed over a semiconductor substrate. A first conductive contact extends through the first insulation material. A second block of conductive material is disposed on the first insulation material and on, and in electrical contact with, the first conductive contact. A block of resistive switching dielectric material is disposed directly on the second block of conductive material. A first block of conductive material is disposed directly on the block of resistive switching dielectric material. The block of resistive switching dielectric material and the first block of conductive material are displaced laterally from the first conductive contact. An insulation layer is disposed over the first block of conductive material, the block of resistive switching dielectric material and the second block of conductive material.

IPC Classes  ?

  • H10N 70/00 - Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
  • H10B 63/00 - Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
  • H10N 70/20 - Multistable switching devices, e.g. memristors

50.

PROGRAM SPEED COMPENSATION FOR NON-VOLATILE MEMORY CELLS

      
Application Number 18586350
Status Pending
Filing Date 2024-02-23
First Publication Date 2025-06-05
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Song, Yi
  • Liu, Xian
  • Kim, Jinho

Abstract

A method of programming memory cells that includes reading the memory cells to determine respective read currents for the memory cells. Respective ones of the memory cells are assigned to one of a plurality of groups of the memory cells, wherein respective ones of the plurality of groups of the memory cells are associated with a different range of read currents, such that the determined read current for a respective one of the memory cells is within the range of read currents for the group of the memory cells to which the memory cell is assigned. The memory cells are programmed using program currents that vary for respective ones of the memory cells depending upon the group of the memory cells to which the memory cell is assigned.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

51.

CONTROLLING AN AIR FLOW RATE PROVIDED TO A BURNER BASED ON A CONCENTRATION OF GAS PROVIDED TO THE BURNER

      
Application Number US2024031220
Publication Number 2025/116966
Status In Force
Filing Date 2024-05-28
Publication Date 2025-06-05
Owner
  • MICROCHIP TECHNOLOGY INCORPORATED (USA)
  • UNIVERSITÀ DEGLI STUDI DI PADOVA (Italy)
Inventor
  • Soattin, Alberto
  • Mohamed, Sarah Mohamed Fawzy Mostafa
  • Benato, Alberto

Abstract

Systems and methods for controlling an air flow rate provided to a burner based on the concentration of one or more gases provided to the burner are disclosed. A method for controlling a burner including receiving a gas concentration value indicating a concentration of one or more gases in a gas mixture provided to a burner; determining, using the gas concentration value, an air flow rate to input to the burner; and controlling the air flow rate provided to the burner based on the determined air flow rate.

IPC Classes  ?

  • F23N 3/00 - Regulating air supply or draught

52.

APPARATUS AND METHOD FOR CLOCK FREQUENCY ESTIMATION WITH LEAST SQUARES METHOD

      
Application Number US2024031947
Publication Number 2025/116968
Status In Force
Filing Date 2024-05-31
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

NN time measurements. The sampling circuit is to generate a second sampled window from the clock signal input including an accumulation of a plurality of products. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

  • G06F 1/14 - Time supervision arrangements, e.g. real time clock
  • G01R 23/02 - Arrangements for measuring frequency, e.g. pulse repetition rateArrangements for measuring period of current or voltage

53.

TUNING A SLIDING MODE OBSERVER FOR A PERMANENT MAGNET SYNCHRONOUS MOTOR

      
Application Number US2024058159
Publication Number 2025/117985
Status In Force
Filing Date 2024-12-02
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Mondal, Prosenjit
  • Deb, Debraj

Abstract

A method is provided that may include receiving an identifier of a permanent magnet synchronous motor (PMSM), and mapping the identifier to electrical parameters of the PMSM. The method may include determining one or more coefficients of a sliding mode observer (SMO) based on the electrical parameters. The method may include providing the determined coefficients to the SMO to estimate the rotor position and speed of the PMSM.

IPC Classes  ?

  • H02P 21/13 - Observer control, e.g. using Luenberger observers or Kalman filters
  • H02P 6/18 - Circuit arrangements for detecting position without separate position detecting elements
  • H02P 21/18 - Estimation of position or speed

54.

Apparatus and Method for Clock Frequency Estimation With Least Squares Method

      
Application Number 18581574
Status Pending
Filing Date 2024-02-20
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

An apparatus includes a clock signal input, a sampling circuit, and an estimation circuit. The clock signal input receives N time measurements. A time measurement denotes a respective portion of a given cycle of a clock signal. The sampling circuit is to generate a first sampled window from the clock signal input. The first sampled window includes an accumulation of the N time measurements. The sampling circuit is to generate a second sampled window from the clock signal input including an accumulation of a plurality of products. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

  • H03K 21/10 - Output circuits comprising logic circuits
  • H03K 3/0231 - Astable circuits
  • H03K 21/40 - MonitoringError detectionPreventing or correcting improper counter operation

55.

Apparatus and Method for Clock Frequency Estimation With Delayed Measurements

      
Application Number 18581615
Status Pending
Filing Date 2024-02-20
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

An apparatus includes a clock signal input, a sampling circuit, and an estimation circuit. The clock signal input receives N time measurements. A time measurement denotes a respective portion of a given cycle of a clock signal. The sampling circuit is to generate a first sampled window based upon a first time measurement and a first previous time measurement received m time measurements earlier than the first time measurement. The sampling circuit is to generate a second sampled window based upon a second time measurement and a second previous time measurement received m time measurements earlier than the second time measurement. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

  • G01R 31/317 - Testing of digital circuits
  • G01R 23/02 - Arrangements for measuring frequency, e.g. pulse repetition rateArrangements for measuring period of current or voltage

56.

IDENTIFYING WORDLINES SUSCEPTIBLE TO DEEPER ERASE CONDITIONS

      
Application Number 18751250
Status Pending
Filing Date 2024-06-22
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Shukla, Pitamber
  • Ziper, Igor
  • Norrie, Chris
  • Yelisetti, Srinivas

Abstract

In some implementations, a controller may identify a block of a memory device that is scheduled for an erase operation. The controller may determine, using a machine learning model or a data structure, whether a wordline of the block is susceptible to a deeper erase condition before the erase operation. The data structure identifies wordlines that are susceptible to deeper erase conditions. The controller may perform a programming operation, on the wordline, to program a predetermined bit pattern on the wordline based on the wordline being susceptible to the deeper erase condition. The controller may perform the erase operation on the block after performing the programming operation.

IPC Classes  ?

57.

DISPLACED RECEIVER DETECTION IN A WIRELESS POWER SYSTEM AND RELATED APPARATUSES, METHODS, AND SYSTEMS

      
Application Number 18962376
Status Pending
Filing Date 2024-11-27
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor Bhandarkar, Santosh

Abstract

A method comprises generating a wireless power signal in one or more transmit coils of a transmitter which inductively couple with one or more receive coils of a receiver for wireless power transfer; terminating the wireless power transfer at least partially responsive to detecting a power loss of the wireless power transfer to be greater than a power loss threshold when a power factor of the wireless power transfer is greater than a power factor threshold; and refraining from terminating the wireless power transfer at least partially based on the power factor being less than the power factor threshold.

IPC Classes  ?

  • H02J 50/10 - Circuit arrangements or systems for wireless supply or distribution of electric power using inductive coupling
  • H02J 50/40 - Circuit arrangements or systems for wireless supply or distribution of electric power using two or more transmitting or receiving devices
  • H02J 50/60 - Circuit arrangements or systems for wireless supply or distribution of electric power responsive to the presence of foreign objects, e.g. detection of living beings

58.

TUNING A SLIDING MODE OBSERVER FOR A PERMANENT MAGNET SYNCHRONOUS MOTOR

      
Application Number 18966003
Status Pending
Filing Date 2024-12-02
First Publication Date 2025-06-05
Owner Microchip Technology Incorporated (USA)
Inventor
  • Mondal, Prosenjit
  • Deb, Debraj

Abstract

A method is provided that may include receiving an identifier of a permanent magnet synchronous motor (PMSM), and mapping the identifier to electrical parameters of the PMSM. The method may include determining one or more coefficients of a sliding mode observer (SMO) based on the electrical parameters. The method may include providing the determined coefficients to the SMO to estimate the rotor position and speed of the PMSM.

IPC Classes  ?

  • H02P 21/13 - Observer control, e.g. using Luenberger observers or Kalman filters
  • H02P 21/00 - Arrangements or methods for the control of electric machines by vector control, e.g. by control of field orientation
  • H02P 21/18 - Estimation of position or speed

59.

APPARATUS AND METHOD FOR CLOCK FREQUENCY ESTIMATION WITH DELAYED MEASUREMENTS

      
Application Number US2024031977
Publication Number 2025/116969
Status In Force
Filing Date 2024-05-31
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

N m m m time measurements earlier than the second time measurement. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

  • G06F 1/14 - Time supervision arrangements, e.g. real time clock
  • G01R 23/02 - Arrangements for measuring frequency, e.g. pulse repetition rateArrangements for measuring period of current or voltage

60.

APPARATUS AND METHOD FOR CLOCK FREQUENCY ESTIMATION WITH SUBSETS OF TIME MEASUREMENTS

      
Application Number US2024032220
Publication Number 2025/116972
Status In Force
Filing Date 2024-06-03
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Jin, Gary Qu
  • Rahbar, Kamran

Abstract

N m m m of the N time measurements. The estimation circuit is to estimate the frequency or period of the clock signal based upon the first sampled window and the second sampled window.

IPC Classes  ?

  • G06F 1/14 - Time supervision arrangements, e.g. real time clock
  • G01R 23/02 - Arrangements for measuring frequency, e.g. pulse repetition rateArrangements for measuring period of current or voltage

61.

DETERMINING HEALTH OF A BLOCK OF A NON-VOLATILE MEMORY DEVICE BASED ON A DISTRIBUTION OF THRESHOLD VOLTAGES

      
Application Number US2024036771
Publication Number 2025/116981
Status In Force
Filing Date 2024-07-03
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor
  • Yelisetti, Srinivas

Abstract

In some implementations, a controller may perform, on one or more wordlines of a block of a non-volatile memory device, read operations using default threshold voltages associated with two overlapped charge states. The controller may determine, using a machine learning model, a distribution of threshold voltages for the two overlapped charge states based on read errors associated with the threshold voltages. The controller may determine, based on the determined distribution of threshold voltages, a health of the block. The controller may perform a block refresh operation for the block based on the health of the block. The block refresh operation may be performed when the health satisfies a health threshold. The block refresh operation may not be performed when the health does not satisfy the health threshold.

IPC Classes  ?

  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention

62.

DISPLACED RECEIVER DETECTION IN A WIRELESS POWER SYSTEM AND RELATED APPARATUSES, METHODS, AND SYSTEMS

      
Application Number US2024057780
Publication Number 2025/117763
Status In Force
Filing Date 2024-11-27
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Bhandarkar, Santosh

Abstract

A method comprises generating a wireless power signal in one or more transmit coils of a transmitter which inductively couple with one or more receive coils of a receiver for wireless power transfer; terminating the wireless power transfer at least partially responsive to detecting a power loss of the wireless power transfer to be greater than a power loss threshold when a power factor of the wireless power transfer is greater than a power factor threshold; and refraining from terminating the wireless power transfer at least partially based on the power factor being less than the power factor threshold.

IPC Classes  ?

  • H02J 50/12 - Circuit arrangements or systems for wireless supply or distribution of electric power using inductive coupling of the resonant type
  • H02J 50/60 - Circuit arrangements or systems for wireless supply or distribution of electric power responsive to the presence of foreign objects, e.g. detection of living beings
  • H02J 50/90 - Circuit arrangements or systems for wireless supply or distribution of electric power involving detection or optimisation of position, e.g. alignment

63.

SILICON CARBIDE DRIVER USING HIGH VOLTAGE CAPACITORS FOR ISOLATION AND SIGNAL TRANSMISSION

      
Application Number US2024058160
Publication Number 2025/117986
Status In Force
Filing Date 2024-12-02
Publication Date 2025-06-05
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Gammie, David

Abstract

A gate driver circuit to receive an input drive signal and output an output drive signal is provided. The gate driver circuit may include a first capacitor having first and second terminals, a second capacitor having first and second terminals, a first set of switches to selectively couple the first terminals of the first and second capacitors to the input drive signal and a power supply voltage, a second set of switches to selectively couple the second terminals of the first and second capacitors to a reference voltage and a high impedance node, and a comparator having a first terminal coupled to the reference voltage and a second terminal coupled to the high impedance node. The comparator may output the output drive signal based on a comparison of the reference voltage and a voltage at the high impedance node.

IPC Classes  ?

  • H03K 17/06 - Modifications for ensuring a fully conducting state
  • H03K 17/689 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being field-effect transistors with galvanic isolation between the control circuit and the output circuit
  • H02M 1/08 - Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters

64.

DIAGNOSIS OF A SHARED BUS USING INDICATORS APPLIED TO A VECTOR BASED ON THE AMPLITUDE OF AN OBSERVED SIGNAL

      
Application Number US2024030554
Publication Number 2025/111019
Status In Force
Filing Date 2024-05-22
Publication Date 2025-05-30
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Becht, Markus
  • Weber, Werner
  • Kaufmann, Hans-Martin
  • Richter-Xu, Jing

Abstract

Systems and methods for diagnosing a shared bus based on an indicator applied to a vector of amplitudes of signals transmitted over the bus. An aspect provides a method comprising: transmitting a pulse signal over a shared bus; capturing an observed signal, wherein the observed signal is a superimposition of the pulse signal and a reflection signal; comparing an amplitude of the observed signal to a plurality of threshold values; creating a vector indicating a given threshold at which the amplitude of the observed signal first exceeds one of the plurality of threshold values at a plurality of sampling times; applying an indicator to the vector; and diagnosing the shared bus based on the indicator.

IPC Classes  ?

  • G01R 31/11 - Locating faults in cables, transmission lines, or networks using pulse-reflection methods
  • G01R 31/08 - Locating faults in cables, transmission lines, or networks

65.

GROUPING OF MEMORY CELLS USING A MACHINE LEARNING MODEL

      
Application Number US2024036774
Publication Number 2025/111029
Status In Force
Filing Date 2024-07-03
Publication Date 2025-05-30
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor
  • Yelisetti, Srinivas

Abstract

A controller may determine, using a machine learning model, reliability characteristic data associated with memory cells of a non-volatile memory device. The machine learning model may be trained using characterization data that identifies different reliability characteristic of one or more non-volatile memory devices. The controller may group, based on the reliability characteristic data, a first portion of the memory cells of the non-volatile memory device in a first management group, and a second portion of the memory cells of the non-volatile memory device in a second management group. The controller may manage, based on the reliability characteristic data, background scanning and logical to physical mapping of the first management group of memory cells, and the second management group of memory cells.

IPC Classes  ?

  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
  • G11C 29/00 - Checking stores for correct operationTesting stores during standby or offline operation

66.

SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER TO GENERATE DIGITAL OUTPUT FROM VECTOR-BY-MATRIX MULTIPLICATION ARRAY

      
Application Number US2024016783
Publication Number 2025/111009
Status In Force
Filing Date 2024-02-21
Publication Date 2025-05-30
Owner SILICON STORAGE TECHNOLOGY, INC. (USA)
Inventor
  • Tran, Hieu Van
  • Choe, Andrew Kunil
  • Vu, Hoa

Abstract

In one example, a system comprises a vector-by-matrix multiplication array comprising an array of non-volatile memory cells arranged in rows and columns; and a sigma-delta analog-to-digital converter to receive a current from a column of the vector-by-matrix multiplication array and to generate a digital output in response to the current.

IPC Classes  ?

  • G06G 7/16 - Arrangements for performing computing operations, e.g. amplifiers specially adapted therefor for multiplication or division
  • G11C 27/00 - Electric analogue stores, e.g. for storing instantaneous values
  • G06F 17/16 - Matrix or vector computation
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

67.

CONTROLLING AN AIR FLOW RATE PROVIDED TO A BURNER BASED ON A CONCENTRATION OF GAS PROVIDED TO THE BURNER

      
Application Number 18656145
Status Pending
Filing Date 2024-05-06
First Publication Date 2025-05-29
Owner
  • Microchip Technology Incorporated (USA)
  • Università degli Studi di Padova (Italy)
Inventor
  • Soattin, Alberto
  • Mohamed, Sarah Mohamed Fawzy Mostafa
  • Benato, Alberto

Abstract

Systems and methods for controlling an air flow rate provided to a burner based on the concentration of one or more gases provided to the burner are disclosed. A method for controlling a burner including receiving a gas concentration value indicating a concentration of one or more gases in a gas mixture provided to a burner; determining, using the gas concentration value, an air flow rate to input to the burner; and controlling the air flow rate provided to the burner based on the determined air flow rate.

IPC Classes  ?

  • F23D 14/02 - Premix gas burners, i.e. in which gaseous fuel is mixed with combustion air upstream of the combustion zone
  • F23D 14/22 - Non-premix gas burners, i.e. in which gaseous fuel is mixed with combustion air on arrival at the combustion zone with separate air and gas feed ducts, e.g. with ducts running parallel or crossing each other

68.

DETERMINING HEALTH OF A BLOCK OF A NON-VOLATILE MEMORY DEVICE BASED ON A DISTRIBUTION OF THRESHOLD VOLTAGES

      
Application Number 18737931
Status Pending
Filing Date 2024-06-07
First Publication Date 2025-05-29
Owner Microchip Technology Incorporated (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor
  • Yelisetti, Srinivas

Abstract

In some implementations, a controller may perform, on one or more wordlines of a block of a non-volatile memory device, read operations using default threshold voltages associated with two overlapped charge states. The controller may determine, using a machine learning model, a distribution of threshold voltages for the two overlapped charge states based on read errors associated with the threshold voltages. The controller may determine, based on the determined distribution of threshold voltages, a health of the block. The controller may perform a block refresh operation for the block based on the health of the block. The block refresh operation may be performed when the health satisfies a health threshold. The block refresh operation may not be performed when the health does not satisfy the health threshold.

IPC Classes  ?

  • G06F 11/34 - Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation
  • G06F 11/30 - Monitoring

69.

VECTOR-BY-MATRIX MUTIPLICATION ARRAY COMPRISING CONTROL GATE LINES PERPENDICULAR TO WORD LINES

      
Application Number 19039641
Status Pending
Filing Date 2025-01-28
First Publication Date 2025-05-29
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Tran, Hieu Van
  • Vu, Thuan
  • Hong, Stanley
  • Trinh, Stephen
  • Ly, Anh
  • Tran, Han
  • Nguyen, Kha
  • Pham, Hien

Abstract

In one example, an analog neural memory system comprises a vector-by-matrix multiplication array comprising an array of non-volatile memory cells organized into rows and columns, wherein each memory cell comprises a bit line terminal, a control gate terminal, and a word line terminal; a plurality of bit lines, wherein each of the plurality of bit lines is coupled to the bit line terminals of a column of memory cells; a plurality of control gate lines, wherein each of the plurality of control gate lines is coupled to the control gate terminals of a row of memory cells; and a plurality of word lines, wherein each of the plurality of word lines is coupled to the word line terminals of a row of memory cells; wherein the plurality of control gate lines are parallel to the plurality of bit lines and perpendicular to the plurality of word lines.

IPC Classes  ?

  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
  • G06F 17/16 - Matrix or vector computation
  • G06N 3/06 - Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
  • G11C 11/16 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
  • G11C 11/4074 - Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits

70.

MUSCLE STIMULATION VIA BRAIN WAVE SIGNALS TRANSMITTED THROUGH BODY COMMUNICATION

      
Application Number 18510714
Status Pending
Filing Date 2023-11-16
First Publication Date 2025-05-22
Owner Microchip Technology Incorporated (USA)
Inventor Stoia, Valentin

Abstract

Systems and methods for communicating brain waves or control signals via body communication from the brain to body extremities to control or activate body parts or even external devices. An EEG coupler/transceiver couples to a person's scalp, wherein the EEG coupler/transceiver comprises an EEG electrode to receive a brain wave from the person, an EEG body communication coupler and an EEG antenna to transmit a signal via the EEG body communication coupler. An activator coupler/transceiver couples to the person's body to stimulate a muscle of the person's body, wherein the activator coupler/transceiver comprises a muscle activator, an activator body communication coupler, and an activator antenna to receive the signal via the activator body communication coupler.

IPC Classes  ?

  • A61N 1/36 - Applying electric currents by contact electrodes alternating or intermittent currents for stimulation, e.g. heart pace-makers
  • H04B 13/00 - Transmission systems characterised by the medium used for transmission, not provided for in groups

71.

STORING AND OBTAINING ATTRIBUTE DATA OF ATTRIBUTES OF MACHINE LEARNING MODELS

      
Application Number 18747429
Status Pending
Filing Date 2024-06-18
First Publication Date 2025-05-22
Owner Microchip Technology Incorporated (USA)
Inventor
  • Norrie, Chris
  • Ziper, Igor
  • Shukla, Pitamber

Abstract

In some implementations, a controller may receive a request for an inference. The controller may determine, based on the received request for the inference, a first inference model of a plurality of inference models, to generate the inference. The controller may obtain, from a memory associated with an inference cache, first attribute data regarding first attributes of the first inference model. A location of the first attribute data, in the memory, may be determined using the inference cache. The attributes may include weights associated with the first inference model, biases associated with the first inference model, and a structure of the first inference model. The controller may utilize the first attribute data to generate the inference based on the request.

IPC Classes  ?

72.

SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER TO GENERATE DIGITAL OUTPUT FROM VECTOR-BY-MATRIX MULTIPLICATION ARRAY

      
Application Number 18426071
Status Pending
Filing Date 2024-01-29
First Publication Date 2025-05-22
Owner Silicon Storage Technology, Inc. (USA)
Inventor
  • Tran, Hieu Van
  • Choe, Andrew Kunil
  • Vu, Hoa

Abstract

In one example, a system comprises a vector-by-matrix multiplication array comprising an array of non-volatile memory cells arranged in rows and columns; and a sigma-delta analog-to-digital converter to receive a current from a column of the vector-by-matrix multiplication array and to generate a digital output in response to the current.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • G06F 17/16 - Matrix or vector computation
  • H03M 1/46 - Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter

73.

GROUPING AND ERROR CORRECTION FOR NON-VOLATILE MEMORY CELLS

      
Application Number 19033427
Status Pending
Filing Date 2025-01-21
First Publication Date 2025-05-22
Owner Silicon Storage Technology, inc. (USA)
Inventor Tran, Hieu Van

Abstract

Numerous examples are disclosed of an improved grouping and error correction system for non-volatile memory cells. In one example, a system comprises a memory array comprising non-volatile memory cells arranged into rows and columns, wherein the array stores a plurality of words, wherein respective words are divided into multiple sub-words and respective non-volatile memory cells in the memory array store digital bits belonging to different sub-words of the plurality of sub-words.

IPC Classes  ?

  • G06F 11/10 - Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens

74.

DETERMINING DATA RETENTION DEGRADATION OF A NON-VOLATILE MEMORY DEVICE BASED ON A MACHINE LEARNING ALGORITHM

      
Application Number US2024030891
Publication Number 2025/106119
Status In Force
Filing Date 2024-05-23
Publication Date 2025-05-22
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor

Abstract

A controller, of a solid state drive (SSD), may perform, on one or more blocks of a non-volatile memory device of the SSD, read operations using pre-determined threshold voltages associated with two overlapped charge states. The read operations may be performed after a power-on condition following a power-off condition on the non-volatile memory device. The controller may determine, using a machine learning model, a change in threshold voltages associated with the two overlapped charge states, after the power-off condition. The machine learning model may determine the change in threshold voltages using bit error rates associated with the read operations. The machine learning model may be trained to determine changes in threshold voltages for the two overlapped charge states, after power-off conditions. The controller may determine adjusted threshold voltages associated with the two overlapped charge states based on the change in threshold voltages.

IPC Classes  ?

  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
  • G11C 29/02 - Detection or location of defective auxiliary circuits, e.g. defective refresh counters
  • G11C 11/56 - Digital stores characterised by the use of particular electric or magnetic storage elementsStorage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
  • G11C 16/26 - Sensing or reading circuitsData output circuits

75.

DIAGNOSIS OF A SHARED BUS USING INDICATORS APPLIED TO A VECTOR BASED ON THE AMPLITUDE OF AN OBSERVED SIGNAL

      
Application Number 18590213
Status Pending
Filing Date 2024-02-28
First Publication Date 2025-05-22
Owner Microchip Technology Incorporated (USA)
Inventor
  • Becht, Markus
  • Weber, Werner
  • Kaufmann, Hans-Martin
  • Richter-Xu, Jing

Abstract

Systems and methods for diagnosing a shared bus based on an indicator applied to a vector of amplitudes of signals transmitted over the bus. An aspect provides a method comprising: transmitting a pulse signal over a shared bus; capturing an observed signal, wherein the observed signal is a superimposition of the pulse signal and a reflection signal; comparing an amplitude of the observed signal to a plurality of threshold values; creating a vector indicating a given threshold at which the amplitude of the observed signal first exceeds one of the plurality of threshold values at a plurality of sampling times; applying an indicator to the vector; and diagnosing the shared bus based on the indicator.

IPC Classes  ?

  • G06F 11/22 - Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
  • G06F 11/277 - Tester hardware, i.e. output processing circuits with comparison between actual response and known fault-free response

76.

PREDICTION OF DATA RETENTION DEGRADATION OF A NON-VOLATILE MEMORY DEVICE BASED ON A MACHINE LEARNING ALGORITHM

      
Application Number 18622866
Status Pending
Filing Date 2024-03-29
First Publication Date 2025-05-22
Owner Microchip Technology Incorporated (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor

Abstract

A controller, of a solid state drive (SSD), may perform, on one or more blocks of a non-volatile memory device of the SSD, read operations using pre-determined threshold voltages associated with two overlapped charge states. The read operations may be performed after a power-on condition following a power-off condition on the non-volatile memory device. The controller may determine, using a machine learning model, a change in threshold voltages associated with the two overlapped charge states, after the power-off condition. The machine learning model may determine the change in threshold voltages using bit error rates associated with the read operations. The machine learning model may be trained to determine changes in threshold voltages for the two overlapped charge states, after power-off conditions. The controller may determine adjusted threshold voltages associated with the two overlapped charge states based on the change in threshold voltages.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

77.

GROUPING OF MEMORY CELLS USING A MACHINE LEARNING MODEL RELATED APPLICATION

      
Application Number 18731232
Status Pending
Filing Date 2024-05-31
First Publication Date 2025-05-22
Owner Microchip Technology Incorporated (USA)
Inventor
  • Shukla, Pitamber
  • Norrie, Chris
  • Ziper, Igor
  • Yelisetti, Srinivas

Abstract

A controller may determine, using a machine learning model, reliability characteristic data associated with memory cells of a non-volatile memory device. The machine learning model may be trained using characterization data that identifies different reliability characteristic of one or more non-volatile memory devices. The controller may group, based on the reliability characteristic data, a first portion of the memory cells of the non-volatile memory device in a first management group, and a second portion of the memory cells of the non-volatile memory device in a second management group. The controller may manage, based on the reliability characteristic data, background scanning and logical to physical mapping of the first management group of memory cells, and the second management group of memory cells.

IPC Classes  ?

  • G06F 12/06 - Addressing a physical block of locations, e.g. base addressing, module addressing, address space extension, memory dedication

78.

DEVICE AND METHODS FOR RECONFIGURABLE ANALOG INPUT MONITORING

      
Application Number US2024029206
Publication Number 2025/106112
Status In Force
Filing Date 2024-05-14
Publication Date 2025-05-22
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Lee, Thomas Youbok
  • Omole, Ibiyemi
  • Yu, Jimmy
  • Patel, Santosh
  • Meacham, Daniel
  • Attlassy, Hadj

Abstract

An ADC system may include an ADC, a comparator, a voltage source, a comparator output polarity control circuit and a comparator output counter. An analog input signal may be input to a first input of the comparator, and an output of the voltage source may be input to a second input of the comparator. The comparator may generate an output to the comparator output polarity control circuit, and the comparator output counter may count clock cycles while the comparator output is asserted and may assert a monitor output based on the comparator output counter value. The monitor output may be an interrupt, an alarm or other system alerts and may control system operation.

IPC Classes  ?

  • H03M 1/12 - Analogue/digital converters
  • H03M 1/50 - Analogue/digital converters with intermediate conversion to time interval

79.

STORING AND OBTAINING ATTRIBUTE DATA OF ATTRIBUTES OF MACHINE LEARNING MODELS

      
Application Number US2024036905
Publication Number 2025/106132
Status In Force
Filing Date 2024-07-05
Publication Date 2025-05-22
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Norrie, Chris
  • Ziper, Igor
  • Shukla, Pitamber

Abstract

In some implementations, a controller may receive a request for an inference. The controller may determine, based on the received request for the inference, a first inference model of a plurality of inference models, to generate the inference. The controller may obtain, from a memory associated with an inference cache, first attribute data regarding first attributes of the first inference model. A location of the first attribute data, in the memory, may be determined using the inference cache. The attributes may include weights associated with the first inference model, biases associated with the first inference model, and a structure of the first inference model. The controller may utilize the first attribute data to generate the inference based on the request.

IPC Classes  ?

  • G06N 3/063 - Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
  • G06F 12/0864 - Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
  • G06F 12/123 - Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
  • G06N 20/00 - Machine learning
  • G06F 12/0875 - Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack

80.

MULTI-TURN COIL STRUCTURE INCLUDING CROSSOVER CONNECTIONS FOR INDUCTIVE ANGULAR-POSITION SENSOR

      
Application Number US2024055946
Publication Number 2025/106687
Status In Force
Filing Date 2024-11-14
Publication Date 2025-05-22
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Shaga, Ganesh
  • Akkina, Surendra
  • Puttapudi, Sudheer

Abstract

An apparatus includes a support structure and a sense coil comprising conductive traces on, or in, multiple layers of the support structure. The sense coil includes a first coil portion, a second coil portion, and first and second crossover connections. The first coil portion has M turns defining one or more in-phase lobes and the second coil portion has N turns defining one or more out-of-phase lobes. The first crossover connection connects an ending portion of an Mth turn of the first coil portion of an in-phase lobe to a starting portion of a first turn of the second coil portion of an out-of-phase lobe. The second crossover connection connects an ending portion of an Nth turn of the second coil portion of the out-of-phase lobe to a starting portion of a first turn of the first coil portion of the in-phase lobe.

IPC Classes  ?

  • G01D 5/20 - Mechanical means for transferring the output of a sensing memberMeans for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for convertingTransducers not specially adapted for a specific variable using electric or magnetic means influencing the magnitude of a current or voltage by varying inductance, e.g. by a movable armature

81.

GS) VOLTAGE OF A SILICON CARBIDE (SIC) FIELD-EFFECT TRANSISTOR (FET)

      
Application Number US2024056273
Publication Number 2025/106917
Status In Force
Filing Date 2024-11-15
Publication Date 2025-05-22
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Gammie, David
  • Khuon, Lunal

Abstract

An apparatus may include a Silicon Carbide, SiC, Field-Effect Transistor, FET (110), and a sense buffer circuit (102). The sense buffer circuit may sense a gate-to-source voltage, VGS, of the SiC FET. The sense buffer circuit may include a buffer circuit (104) at an input of the sense buffer circuit. The buffer circuit may have a smaller input voltage range than the sense buffer circuit.

IPC Classes  ?

  • H03K 17/0412 - Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the control circuit
  • H03K 17/16 - Modifications for eliminating interference voltages or currents
  • H03K 19/003 - Modifications for increasing the reliability

82.

DEVICE AND METHODS FOR RECONFIGURABLE ANALOG INPUT MONITORING

      
Application Number 18440552
Status Pending
Filing Date 2024-02-13
First Publication Date 2025-05-15
Owner Microchip Technology Incorporated (USA)
Inventor
  • Lee, Thomas Youbok
  • Omole, Ibiyemi
  • Yu, Jimmy
  • Patel, Santosh
  • Meacham, Daniel
  • Attlassy, Hadj

Abstract

An ADC system may include an ADC, a comparator, a voltage source, a comparator output polarity control circuit and a comparator output counter. An analog input signal may be input to a first input of the comparator, and an output of the voltage source may be input to a second input of the comparator. The comparator may generate an output to the comparator output polarity control circuit, and the comparator output counter may count clock cycles while the comparator output is asserted and may assert a monitor output based on the comparator output counter value. The monitor output may be an interrupt, an alarm or other system alerts and may control system operation.

IPC Classes  ?

83.

DETERMINING DOWN-SAMPLING POINT IN SYMBOL SAMPLES

      
Application Number 18943597
Status Pending
Filing Date 2024-11-11
First Publication Date 2025-05-15
Owner Microchip Technology Incorporated (USA)
Inventor
  • Reddy, Battu Prakash
  • Palivela, Varaprasad
  • Ghanapuram, Kranthi Kumar
  • Adimulam, Naga Srujit
  • Bazawada, Sunny

Abstract

A method may include obtaining samples associated with one or more symbols of a packet; determining at least one down-sampling point in a sequence of samples associated with a header portion of the packet; and utilizing samples associated with the determined down-sampling point to recover the one or more symbol and subsequent symbols.

IPC Classes  ?

84.

MULTI-TURN COIL STRUCTURE INCLUDING CROSSOVER CONNECTIONS FOR INDUCTIVE ANGULAR-POSITION SENSOR

      
Application Number 18947733
Status Pending
Filing Date 2024-11-14
First Publication Date 2025-05-15
Owner Microchip Technology Incorporated (USA)
Inventor
  • Shaga, Ganesh
  • Akkina, Surendra
  • Puttapudi, Sudheer

Abstract

An apparatus includes a support structure and a sense coil comprising conductive traces on, or in, multiple layers of the support structure. The sense coil includes a first coil portion, a second coil portion, and first and second crossover connections. The first coil portion has M turns defining one or more in-phase lobes and the second coil portion has N turns defining one or more out-of-phase lobes. The first crossover connection connects an ending portion of an Mth turn of the first coil portion of an in-phase lobe to a starting portion of a first turn of the second coil portion of an out-of-phase lobe. The second crossover connection connects an ending portion of an Nth turn of the second coil portion of the out-of-phase lobe to a starting portion of a first turn of the first coil portion of the in-phase lobe.

IPC Classes  ?

  • H01F 27/00 - Details of transformers or inductances, in general
  • G01B 7/30 - Measuring arrangements characterised by the use of electric or magnetic techniques for measuring angles or tapersMeasuring arrangements characterised by the use of electric or magnetic techniques for testing the alignment of axes
  • H01F 5/04 - Arrangements of electric connections to coils, e.g. leads
  • H01F 17/02 - Fixed inductances of the signal type without magnetic core

85.

SYSTEM AND METHODS FOR CONFIGURABLE INPUT CHANNEL MULTIPLEXING

      
Application Number US2024028280
Publication Number 2025/101218
Status In Force
Filing Date 2024-05-08
Publication Date 2025-05-15
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Lee, Thomas Youbok
  • Omole, Ibiyemi
  • Yu, Jimmy
  • Chalabi, Iman
  • Venancio Dela Pena, John
  • Attlassy, Hadj

Abstract

A multi-channel ADC system may include a plurality of input channels coupled to input signals. A multiplexer may couple one or more of the plurality of input channels to one or more multiplexer output channels. A control circuit may be coupled between the multiplexer output channels and an ADC. In operation, a configuration setting may configure the multi-channel ADC system in one of a plurality of configurations, including but not limited to single-ended, differential, pseudo-differential and hybrid configurations. The ADC may convert the plurality of input channels based on the configuration setting.

IPC Classes  ?

86.

INPUT BUFFERING GATE-TO-SOURCE (VGS) VOLTAGE OF A SILICON CARBIDE (SIC) FIELD-EFFECT TRANSISTOR (FET)

      
Application Number 18949712
Status Pending
Filing Date 2024-11-15
First Publication Date 2025-05-15
Owner Microchip Technology Incorporated (USA)
Inventor
  • Gammie, David
  • Khuon, Lunal

Abstract

An apparatus may include a Silicon Carbide (SiC) Field-Effect Transistor (PET) and a sense buffer circuit. The sense buffer circuit may sense a gate-to-source voltage (VGS) of the SiC PET. The sense buffer circuit may include a buffer circuit at an input of the sense buffer circuit. The buffer circuit may have a smaller input voltage range than the sense buffer circuit.

IPC Classes  ?

  • H03K 17/687 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices the devices being field-effect transistors

87.

EMI Reduction in PLCA-Based Networks Through Beacon Temporal Spreading

      
Application Number 19019958
Status Pending
Filing Date 2025-01-14
First Publication Date 2025-05-15
Owner Microchip Technology Incorporated (USA)
Inventor Ivanov, Galin I.

Abstract

An apparatus may be communicatively coupled to other nodes in a network. The apparatus may include a control circuit configured to repeatedly issue transmission cycles to the other nodes. A given transmission cycle may include a least one send slot for each of the other nodes to send data. The control circuit may be configured to initiate transmission cycles by issuing beacon signals to the other nodes. The control circuit may be configured to determine when to issue a beacon signal in a given transmission cycle by determining that all of the other nodes have completed all associated send slots in an immediately previous transmission cycle and based upon a determination of the completion of the other nodes' transmission, delaying transmission of the beacon signal for the given transmission cycle.

IPC Classes  ?

  • H04L 12/413 - Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]

88.

DETERMINING DOWN-SAMPLING POINT IN SYMBOL SAMPLES

      
Application Number US2024055392
Publication Number 2025/102056
Status In Force
Filing Date 2024-11-11
Publication Date 2025-05-15
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Reddy, Battu Prakash
  • Palivela, Varaprasad
  • Ghanapuram, Kranthi Kumar
  • Adimulam, Naga Srujit
  • Bezawada, Sunny

Abstract

A method may include obtaining samples associated with one or more symbols of a packet; determining at least one down-sampling point in a sequence of samples associated with a header portion of the packet; and utilizing samples associated with the determined down-sampling point to recover the one or more symbol and subsequent symbols

IPC Classes  ?

  • H04L 7/04 - Speed or phase control by synchronisation signals

89.

SYSTEM AND METHODS FOR CONFIGURABLE INPUT CHANNEL MULTIPLEXING

      
Application Number 18437457
Status Pending
Filing Date 2024-02-09
First Publication Date 2025-05-08
Owner Microchip Technology Incorporated (USA)
Inventor
  • Lee, Thomas Youbok
  • Omole, Ibiyemi
  • Yu, Jimmy
  • Chalabi, Iman
  • Dela Pena, John Venancio
  • Attlassy, Hadj

Abstract

A multi-channel ADC system may include a plurality of input channels coupled to input signals. A multiplexer may couple one or more of the plurality of input channels to one or more multiplexer output channels. A control circuit may be coupled between the multiplexer output channels and an ADC. In operation, a configuration setting may configure the multi-channel ADC system in one of a plurality of configurations, including but not limited to single-ended, differential, pseudo-differential and hybrid configurations. The ADC may convert the plurality of input channels based on the configuration setting.

IPC Classes  ?

90.

SMART CABLE FOR CONNECTING STORAGE DRIVES

      
Application Number 18933352
Status Pending
Filing Date 2024-10-31
First Publication Date 2025-05-08
Owner Microchip Technology Incorporated (USA)
Inventor Ristau, Gerhard

Abstract

A smart cable for backplane storage management is provided. The cable may include a microcontroller, a power conditioning circuitry to regulate an input voltage from a power supply and provide an output voltage to the microcontroller, a storage device coupled to the microcontroller, a first end to be coupled to one or more storage devices, and a second end to be coupled to a storage controller. The microcontroller may receive sideband signals from the one or more storage drives, and may transmit connection topology information to the storage controller based at least in part on the sideband signals.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

91.

SMART CABLE FOR CONNECTING STORAGE DRIVES

      
Application Number US2024054079
Publication Number 2025/096911
Status In Force
Filing Date 2024-11-01
Publication Date 2025-05-08
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Ristau, Gerhard

Abstract

A smart cable for backplane storage management is provided. The cable may include a microcontroller, a power conditioning circuitry to regulate an input voltage from a power supply and provide an output voltage to the microcontroller, a storage device coupled to the microcontroller, a first end to be coupled to one or more storage devices, and a second end to be coupled to a storage controller. The microcontroller may receive sideband signals from the one or more storage drives, and may transmit connection topology information to the storage controller based at least in part on the sideband signals.

IPC Classes  ?

92.

METHODS AND APPARATUSES FOR CONTROLLING TRANSMIT POWER LEVEL ACCORDING TO PREAMBLE BIT LENGTH

      
Application Number US2024053282
Publication Number 2025/096354
Status In Force
Filing Date 2024-10-28
Publication Date 2025-05-08
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Yang, Yifeng

Abstract

In one example, a method of a transceiver comprises receiving a first communication signal including a first message; detecting a signal strength of the first communication signal; generating a preamble having a preamble bit length that is adjusted at least partially based on the detected signal strength of the first communication signal; and transmitting a second communication signal including a second message, the second message including the preamble having the preamble bit length.

IPC Classes  ?

  • H04B 17/318 - Received signal strength
  • H04W 52/24 - TPC being performed according to specific parameters using SIR [Signal to Interference Ratio] or other wireless path parameters

93.

PROXIMITY DETECTION FOR LIFE SAFETY DEVICES

      
Application Number 18630327
Status Pending
Filing Date 2024-04-09
First Publication Date 2025-05-01
Owner Microchip Technology Incorporated (USA)
Inventor
  • Mcfarland, Patrick
  • Eck, Arthur

Abstract

An apparatus including a power circuit to receive power from a power supply of a life safety device, and at least one control circuit powered by the power circuit. The control circuit to, in a calibration mode, receive a signal from an ambient light sensor and determine a baseline ambient light level based on the signal from the ambient light sensor. The control circuit to, in a proximity detection mode, receive another signal from the ambient light sensor, compare the other signal from the ambient light sensor to the baseline ambient light level, determine with an analysis that a difference in ambient light from the baseline ambient light level indicates a presence of an object in proximity to the life safety device, and issue an alert indicating the presence of the object in proximity to the life safety device based at least in part on the analysis.

IPC Classes  ?

  • G08B 21/14 - Toxic gas alarms
  • G08B 17/103 - Actuation by presence of smoke or gases using a light emitting and receiving device
  • G08B 21/18 - Status alarms
  • G08B 21/22 - Status alarms responsive to presence or absence of persons

94.

MOISTURE RESISTANT SEMICONDUTOR DEVICE

      
Application Number 18673383
Status Pending
Filing Date 2024-05-24
First Publication Date 2025-05-01
Owner Microchip Technology Incorporated (USA)
Inventor
  • Pandey, Shesh Mani
  • Yach, Randy L.
  • Odekirk, Bruce
  • Dorman, George
  • Frazier, Gary

Abstract

A moisture resistant semiconductor device may include a substrate and a plurality of terminations in the substrate of the semiconductor device, wherein the plurality of terminations are laterally adjacent to an active region of the semiconductor device. A first insulating layer which overlays the plurality of terminations and the substrate. A trench into the substrate located laterally beyond an edge of the plurality of terminations. A contact layer which overlays the first insulating layer. A second insulating layer which overlays the contact layer. The second insulating layer which overlays the trench. A third insulating layer which overlays the second insulating layer.

IPC Classes  ?

  • H01L 23/00 - Details of semiconductor or other solid state devices
  • H01L 23/31 - Encapsulation, e.g. encapsulating layers, coatings characterised by the arrangement
  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions

95.

PROXIMITY DETECTION FOR LIFE SAFETY DEVICES

      
Application Number US2024026202
Publication Number 2025/090129
Status In Force
Filing Date 2024-04-25
Publication Date 2025-05-01
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Mcfarland, Patrick
  • Eck, Arthur

Abstract

An apparatus including a power circuit to receive power from a power supply of a life safety device, and at least one control circuit powered by the power circuit. The control circuit to, in a calibration mode, receive a signal from an ambient light sensor and determine a baseline ambient light level based on the signal from the ambient light sensor. The control circuit to, in a proximity detection mode, receive another signal from the ambient light sensor, compare the other signal from the ambient light sensor to the baseline ambient light level, determine with an analysis that a difference in ambient light from the baseline ambient light level indicates a presence of an object in proximity to the life safety device, and issue an alert indicating the presence of the object in proximity to the life safety device based at least in part on the analysis.

IPC Classes  ?

  • G08B 17/103 - Actuation by presence of smoke or gases using a light emitting and receiving device
  • G08B 21/18 - Status alarms
  • G08B 29/18 - Prevention or correction of operating errors
  • G08B 29/24 - Self-calibration, e.g. compensating for environmental drift or ageing of components
  • G08B 17/10 - Actuation by presence of smoke or gases
  • G08B 29/04 - Monitoring of the detection circuits
  • G08B 29/20 - Calibration, including self-calibrating arrangements

96.

METHODS AND APPARATUSES FOR CONTROLLING TRANSMIT POWER LEVEL ACCORDING TO PREAMBLE BIT LENGTH

      
Application Number 18929350
Status Pending
Filing Date 2024-10-28
First Publication Date 2025-05-01
Owner Microchip Technology Incorporated (USA)
Inventor Yang, Yifeng

Abstract

In one example, a method of a transceiver comprises receiving a first communication signal including a first message; detecting a signal strength of the first communication signal; generating a preamble having a preamble bit length that is adjusted at least partially based on the detected signal strength of the first communication signal; and transmitting a second communication signal including a second message, the second message including the preamble having the preamble bit length.

IPC Classes  ?

  • H04W 72/542 - Allocation or scheduling criteria for wireless resources based on quality criteria using measured or perceived quality

97.

MOISTURE RESISTANT SEMICONDUCTOR DEVICE

      
Application Number US2024032620
Publication Number 2025/090137
Status In Force
Filing Date 2024-06-05
Publication Date 2025-05-01
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor
  • Pandey, Shesh, Mani
  • Yach, Randy
  • Odekirk, Bruce
  • Dorman, George
  • Frazier, Gary

Abstract

A moisture resistant semiconductor device (10) may include a substrate (15) and a plurality of terminations (20) in the substrate of the semiconductor device, wherein the plurality of terminations are laterally adjacent to an active region (18) of the semiconductor device. A first insulating layer (30) which overlays the plurality of terminations and the substrate. A trench (70) into the substrate located laterally beyond an edge of the plurality of terminations. A contact layer (40) which overlays the first insulating layer. A second insulating layer (50) which overlays the contact layer. The second insulating layer which overlays the trench. A third insulating layer (60) which overlays the second insulating layer.

IPC Classes  ?

  • H01L 23/31 - Encapsulation, e.g. encapsulating layers, coatings characterised by the arrangement
  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 29/16 - Semiconductor bodies characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System in uncombined form
  • H01L 29/861 - Diodes

98.

PULSE WIDTH MODULATION CIRCUIT TO GENERATE A FEEDBACK CLOCK

      
Application Number US2024052714
Publication Number 2025/090701
Status In Force
Filing Date 2024-10-24
Publication Date 2025-05-01
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Curtis, Keith

Abstract

A device may have a reference divider circuit to divide a reference clock, a phase-frequency detector circuit to detect a detected phase difference and a detected frequency difference based on the reference divider output and a feedback clock, a loop filter circuit to filter the detector output, a voltage controlled oscillator (VCO) control output pin coupled to the loop filter output, a VCO clock divider control output pin to select a divisor of an external clock divider circuit, a divided VCO clock input pin for coupling to an output of the external clock divider circuit, a pulse-width modulation (PWM) circuit having a PWM clock input coupled to the divided VCO clock input pin, a period register to store a period value, a duty cycle register to store a duty cycle value and a pulse-width modulated output based on the period value and the duty cycle value.

IPC Classes  ?

  • H03L 7/193 - Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider
  • H03L 7/18 - Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
  • H03L 7/089 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
  • H03L 7/091 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
  • H03L 7/093 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
  • H03L 7/14 - Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail

99.

BIAS CIRCUIT FOR CRYSTAL OSCILLATOR

      
Application Number 18403193
Status Pending
Filing Date 2024-01-03
First Publication Date 2025-04-24
Owner Microchip Technology Incorporated (USA)
Inventor Kotowski, Jeff

Abstract

A bias circuit may generate a one or more bias outputs for a crystal oscillator. The bias circuit may include a first current mirror, a second current mirror and a third current mirror. A capacitor may be coupled between the second current mirror and the third current mirror. In operation, a first bias output may be generated by the third current mirror, and a second bias output may be generated by the second current mirror. The first bias output and second bias output may be coupled to a crystal oscillator.

IPC Classes  ?

  • H03B 5/36 - Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element being electromechanical resonator being a piezoelectric resonator active element in amplifier being semiconductor device

100.

BIAS CIRCUIT FOR CRYSTAL OSCILLATOR

      
Application Number US2024025349
Publication Number 2025/085105
Status In Force
Filing Date 2024-04-19
Publication Date 2025-04-24
Owner MICROCHIP TECHNOLOGY INCORPORATED (USA)
Inventor Kotowski, Jeff

Abstract

A bias circuit may generate a one or more bias outputs for a crystal oscillator. The bias circuit may include a first current mirror, a second current mirror and a third current mirror. A capacitor may be coupled between the second current mirror and the third current mirror. In operation, a first bias output may be generated by the third current mirror, and a second bias output may be generated by the second current mirror. The first bias output and second bias output may be coupled to a crystal oscillator.

IPC Classes  ?

  • H03B 5/32 - Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element being electromechanical resonator being a piezoelectric resonator
  1     2     3     ...     48        Next Page