Pagnanelli Family Trust

United States of America

Back to Profile

1-38 of 38 for Pagnanelli Family Trust Sort by
Query
Aggregations
Date
2024 1
2023 1
2022 1
Before 2020 35
IPC Class
H03M 3/00 - Conversion of analogue values to or from differential modulation 25
H03M 1/66 - Digital/analogue converters 7
H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters 5
H03M 1/12 - Analogue/digital converters 5
H03H 17/04 - Recursive filters 4
See more
Status
Pending 2
Registered / In Force 36
Found results for  patents

1.

DISTRIBUTED CONVERSION OF DIGITAL DATA TO RADIO FREQUENCY

      
Application Number 18606322
Status Pending
Filing Date 2024-03-15
First Publication Date 2024-08-15
Owner Pagnanelli Family Trust (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for converting digital data to radio-frequency (RF) signals. One such apparatus includes a reactive-impedance network within which the levels of multiple binary waveforms are individually boosted, before being combined to produce a single, composite output signal.

IPC Classes  ?

  • H04B 1/00 - Details of transmission systems, not covered by a single one of groups Details of transmission systems not characterised by the medium used for transmission
  • H03F 1/56 - Modifications of input or output impedances, not otherwise provided for
  • H03F 3/195 - High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
  • H03F 3/217 - Class D power amplifiersSwitching amplifiers

2.

DIFFERENTIAL LINE DRIVER

      
Application Number 17891054
Status Pending
Filing Date 2022-08-18
First Publication Date 2023-02-23
Owner Pagnanelli Family Trust (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for driving a differential transmission line and an associated differential load. One such apparatus includes an input data line; an output data line; positive and negative supply rails; a pair of source termination resistors coupled to the positive supply rail; a first pair of n-channel transistors coupled to the source resistors and to the output data line; and a second pair of n-channel transistors coupled to the output line and to the negative supply rail.

IPC Classes  ?

  • G11C 5/06 - Arrangements for interconnecting storage elements electrically, e.g. by wiring

3.

Distributed conversion of digital data to radio frequency

      
Application Number 17443473
Grant Number 11949386
Status In Force
Filing Date 2021-07-27
First Publication Date 2022-03-10
Grant Date 2024-04-02
Owner Pagnanelli Family Trust (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for converting digital data to radio-frequency (RF) signals. One such apparatus includes a reactive-impedance network within which the levels of multiple binary waveforms are individually boosted, before being combined to produce a single, composite output signal.

IPC Classes  ?

  • G06F 7/42 - AddingSubtracting
  • H03F 1/02 - Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
  • H03F 1/56 - Modifications of input or output impedances, not otherwise provided for
  • H03F 3/195 - High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
  • H03F 3/217 - Class D power amplifiersSwitching amplifiers
  • H03F 3/24 - Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages

4.

Apparatuses and methods for sample rate conversion

      
Application Number 16382535
Grant Number 10623014
Status In Force
Filing Date 2019-04-12
First Publication Date 2019-08-01
Grant Date 2020-04-14
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided, among other things, is an apparatus that converts a signal from one sampling domain to another, and which includes: an input line for accepting an input signal and a processing branch. The processing branch includes a branch input coupled to the input line for inputting data samples that are discrete in time and in value, a quadrature downconverter, a first and second lowpass filter, a first and second polynomial interpolator, and a rotation matrix multiplier that provides a phase rotation. The processing branch generates data samples at a sampling interval that differs from the sampling interval associated with the signal provided to the branch input, e.g., with the difference in the sampling intervals depending on fluctuations in the output period of a local oscillator. Certain embodiments include multiple such processing branches, e.g., operating on different frequency bands of the input signal.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/10 - Calibration or testing
  • H03M 1/66 - Digital/analogue converters
  • H03M 1/12 - Analogue/digital converters
  • H03M 1/78 - Simultaneous conversion using ladder network
  • H03M 9/00 - Parallel/series conversion or vice versa
  • H04L 27/36 - Modulator circuitsTransmitter circuits
  • H03M 7/32 - Conversion to or from delta modulation, i.e. one-bit differential modulation
  • H03M 7/36 - Conversion to or from differential modulation with several bits, i.e. the difference between successive samples being coded by more than one bit

5.

Digital signal processor

      
Application Number 15800855
Grant Number 09973172
Status In Force
Filing Date 2017-11-01
First Publication Date 2018-03-01
Grant Date 2018-05-15
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided, among other things, is an apparatus for digitally processing a discrete-time signal that includes: an input line for accepting an input signal, processing branches coupled to the input line, and an adder coupled to outputs of the processing branches. First and second lowpass filters, each having a frequency response with a magnitude that varies approximately with frequency according to a product of raised functions, are included within baseband processors in such processing branches.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03H 17/04 - Recursive filters

6.

Digital signal processor

      
Application Number 15366384
Grant Number 09837990
Status In Force
Filing Date 2016-12-01
First Publication Date 2017-12-05
Grant Date 2017-12-05
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided, among other things, is an apparatus for digitally processing a discrete-time signal that includes: an input line for accepting an input signal, processing branches coupled to the input line, and an adder coupled to outputs of the processing branches. First and second lowpass filters, each having a frequency response with a magnitude that varies approximately with frequency according to a product of raised functions, are included within baseband processors in such processing branches.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03H 17/04 - Recursive filters

7.

Apparatuses and methods for sample-rate conversion

      
Application Number 15478395
Grant Number 09838030
Status In Force
Filing Date 2017-04-04
First Publication Date 2017-12-05
Grant Date 2017-12-05
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for automatically adjusting the noise-transfer-function of a modulator which is designed to attenuate the level of unwanted noise and/or distortion in a particular frequency band, without similarly attenuating the level of a desired signal in the same frequency band. One such apparatus includes a processing block for generating and injecting an explicit reference signal, and a processing block for detecting the amplitude of that reference signal.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

8.

Polyphase buffer for rate-conversion

      
Application Number 15259161
Grant Number 09715914
Status In Force
Filing Date 2016-09-08
First Publication Date 2017-07-25
Grant Date 2017-07-25
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for changing the sampling rate of a discrete-time signal. One such apparatus includes a plurality of parallel processing paths, with each path comprising multiple storage banks and multiplexing elements that operate at a subsampling rate.

IPC Classes  ?

  • G11C 7/22 - Read-write [R-W] timing or clocking circuitsRead-write [R-W] control signal generators or management

9.

Apparatuses and methods for converting fluctuations in periodicity of an input signal into fluctuations in amplitude of an output signal

      
Application Number 15366069
Grant Number 10263628
Status In Force
Filing Date 2016-12-01
First Publication Date 2017-06-15
Grant Date 2019-04-16
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

An exemplary apparatus for converting fluctuations in periodicity of an input signal into proportional fluctuations in the amplitude of an output signal includes: an input line for accepting an input signal; a delay element with an input coupled to the input line and an output; a detector having a first input coupled to the input line, a second input coupled to the output of the delay element, and an output; an integrator having an input coupled to the output of the detector and an output; and an output line coupled to the output of the integrator. The delay element introduces a time delay which is greater than zero and less than twice the nominal oscillation period of the input signal. The detector performs a differencing operation. The integrator has a time constant of integration that is smaller than twice the delay applied by the delay element.

IPC Classes  ?

  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03L 7/191 - Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
  • H03K 19/21 - EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one inputCOINCIDENCE circuits, i.e. giving output only if all input signals are identical

10.

Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal

      
Application Number 15360601
Grant Number 09735800
Status In Force
Filing Date 2016-11-23
First Publication Date 2017-03-16
Grant Date 2017-08-15
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/66 - Digital/analogue converters
  • H03M 1/10 - Calibration or testing
  • H04L 27/36 - Modulator circuitsTransmitter circuits
  • H03M 9/00 - Parallel/series conversion or vice versa
  • H03M 7/30 - CompressionExpansionSuppression of unnecessary data, e.g. redundancy reduction
  • H03M 1/78 - Simultaneous conversion using ladder network

11.

Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal

      
Application Number 15361385
Grant Number 09680497
Status In Force
Filing Date 2016-11-26
First Publication Date 2017-03-16
Grant Date 2017-06-13
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

12.

Sampling/quantization converters

      
Application Number 15251689
Grant Number 09621175
Status In Force
Filing Date 2016-08-30
First Publication Date 2016-12-22
Grant Date 2017-04-11
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. One such apparatus includes an input line for accepting an input signal that is continuous in time and continuously variable, multiple processing branches coupled to the input line, and an adder coupled to outputs of the processing branches, with each of the processing branches including a bandpass noise-shaping circuit, a sampling/quantization circuit coupled to an output of the bandpass noise-shaping circuit, a digital bandpass filter coupled to an output of the sampling/quantization circuit, and a line coupling an output of the sampling/quantization converter circuit back into the bandpass noise-shaping circuit. A center frequency of the digital bandpass filter in each processing branch corresponds to a stopband region in a quantization noise transfer function for the bandpass noise-shaping circuit in the same processing branch.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M 1/34 - Analogue value compared with reference values

13.

Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal

      
Application Number 14997504
Grant Number 09509331
Status In Force
Filing Date 2016-01-16
First Publication Date 2016-11-29
Grant Date 2016-11-29
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 9/00 - Parallel/series conversion or vice versa

14.

Generation of high-rate sinusoidal sequences

      
Application Number 15205817
Grant Number 09772972
Status In Force
Filing Date 2016-07-08
First Publication Date 2016-11-03
Grant Date 2017-09-26
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for generating discrete-time sinusoidal sequences. One such apparatus includes a plurality of parallel processing branches, with each of the parallel processing branches operating at a subsampled rate and utilizing a recursive filter to generate sub-rate samples which represent a different subsampling phase of a complete signal that is output by the apparatus.

IPC Classes  ?

  • G06F 1/04 - Generating or distributing clock signals or signals derived directly therefrom
  • G06F 1/02 - Digital function generators
  • G06F 1/03 - Digital function generators working, at least partly, by table look-up
  • G06F 17/14 - Fourier, Walsh or analogous domain transformations
  • H03H 17/04 - Recursive filters

15.

Multi-mode sampling/quantization converters

      
Application Number 15209711
Grant Number 09654128
Status In Force
Filing Date 2016-07-13
First Publication Date 2016-11-03
Grant Date 2017-05-16
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one implementation, an apparatus includes multiple processing branches, each including: a bandpass noise-shaping circuit, a sampling/quantization circuit, and a digital bandpass filter. A combining circuit then combines signals at the processing branch outputs into a final output signal. The bandpass noise-shaping circuits include adjustable circuit components for changing their quantization-noise frequency-response minimum, and the digital bandpass filters include adjustable parameters for changing their frequency passbands.

IPC Classes  ?

  • H03M 3/02 - Delta modulation, i.e. one-bit differential modulation
  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M 1/36 - Analogue value compared with reference values simultaneously only, i.e. parallel type
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

16.

Distributed noise shaping apparatus

      
Application Number 15202677
Grant Number 09634700
Status In Force
Filing Date 2016-07-06
First Publication Date 2016-10-27
Grant Date 2017-04-25
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for attenuating the level of unwanted noise and/or distortion in a particular frequency band, without similarly attenuating the level of a desired signal in the same frequency band. One such apparatus includes a distributed network comprising a plurality of reactive impedance segments and gain cells that form transmission paths, over which continuous and quantized versions of an input signal propagate before combining with the input signal itself.

IPC Classes  ?

  • H04B 1/04 - Circuits
  • H04L 27/00 - Modulated-carrier systems
  • H04L 27/28 - Systems using multi-frequency codes with simultaneous transmission of different frequencies each representing one code element
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

17.

Multi-mode sampling/quantization converters

      
Application Number 14818502
Grant Number 09419637
Status In Force
Filing Date 2015-08-05
First Publication Date 2016-08-16
Grant Date 2016-08-16
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one implementation, an apparatus includes multiple processing branches, each including: a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit, and a digital bandpass filter. A combining circuit then combines signals at the processing branch outputs into a final output signal. The continuous-time quantization-noise-shaping circuits include adjustable circuit components for changing their quantization-noise frequency-response minimum, and the digital bandpass filters include adjustable parameters for changing their frequency passbands.

IPC Classes  ?

  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M 1/36 - Analogue value compared with reference values simultaneously only, i.e. parallel type
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

18.

Distributed combiner for parallel discrete-to-linear converters

      
Application Number 14996497
Grant Number 09685975
Status In Force
Filing Date 2016-01-15
First Publication Date 2016-08-04
Grant Date 2017-06-20
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for providing a complete output signal from a set of partial signals, which in turn have been generated by parallel processing paths in the time-interleaved and/or frequency-interleaved conversion of discrete signals to linear signals (i.e., discrete-to-linear conversion). One such apparatus includes a distributed network comprising a plurality of ladder networks through which input signals propagate before being combined to form an output signal.

IPC Classes  ?

  • G06F 7/42 - AddingSubtracting
  • H03M 1/66 - Digital/analogue converters
  • H03F 3/21 - Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
  • H03M 1/08 - Continuously compensating for, or preventing, undesired influence of physical parameters of noise
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

19.

Sampling/quantization converters

      
Application Number 14944182
Grant Number 09680498
Status In Force
Filing Date 2015-11-17
First Publication Date 2016-03-10
Grant Date 2017-06-13
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. One such apparatus includes an input line for accepting an input signal that is continuous in time and continuously variable, multiple processing branches coupled to the input line, and an adder coupled to outputs of the processing branches. Each of the processing branches includes a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit coupled to an output of the continuous-time quantization-noise-shaping circuit, a digital bandpass filter coupled to an output of the sampling/quantization circuit, and a line coupling an output of the digital-to-analog converter circuit back into the continuous-time quantization-noise-shaping circuit. A center frequency of the digital bandpass filter in each the processing branch corresponds to a minimum in a quantization noise transfer function for the continuous-time quantization-noise-shaping circuit in the same processing branch.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • G06F 17/10 - Complex mathematical operations

20.

Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal

      
Application Number 14697574
Grant Number 09276602
Status In Force
Filing Date 2015-04-27
First Publication Date 2016-03-01
Grant Date 2016-03-01
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 1/66 - Digital/analogue converters
  • H03M 1/74 - Simultaneous conversion
  • H03M 1/08 - Continuously compensating for, or preventing, undesired influence of physical parameters of noise

21.

Distributed noise shaping apparatus

      
Application Number 14810105
Grant Number 09391656
Status In Force
Filing Date 2015-07-27
First Publication Date 2016-02-11
Grant Date 2016-07-12
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for attenuating the level of unwanted noise and/or distortion in a particular frequency band, without similarly attenuating the level of a desired signal in the same frequency band. One such apparatus includes a distributed network comprising a plurality of reactive impedance segments and gain cells that form transmission paths, over which continuous and quantized versions of an input signal propagate before combining with the input signal itself.

IPC Classes  ?

  • H04B 1/10 - Means associated with receiver for limiting or suppressing noise or interference
  • H04B 1/12 - Neutralising, balancing, or compensation arrangements

22.

Generation of high-rate sinusoidal sequences

      
Application Number 14729013
Grant Number 09837989
Status In Force
Filing Date 2015-06-02
First Publication Date 2016-01-21
Grant Date 2017-12-05
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for generating discrete-time sinusoidal sequences. One such apparatus includes a plurality of parallel processing branches, with each of the parallel processing branches operating at a subsampled rate and utilizing a recursive filter to generate sub-rate samples which represent a different subsampling phase of a complete signal that is output by the apparatus.

IPC Classes  ?

  • G06F 1/02 - Digital function generators
  • G06F 1/03 - Digital function generators working, at least partly, by table look-up
  • H03H 17/04 - Recursive filters

23.

Multi-mode sampling/quantization converters

      
Application Number 14558640
Grant Number 09130584
Status In Force
Filing Date 2014-12-02
First Publication Date 2015-09-08
Grant Date 2015-09-08
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one implementation, an apparatus includes multiple processing branches, each including: a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit, and a digital bandpass filter. A combining circuit then combines signals at the processing branch outputs into a final output signal. The continuous-time quantization-noise-shaping circuits include adjustable circuit components for changing their quantization-noise frequency-response minimum, and the digital bandpass filters include adjustable parameters for changing their frequency passbands.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

24.

Apparatuses and methods for linear to discrete quantization conversion with reduced sampling-variation errors

      
Application Number 14629442
Grant Number 09225353
Status In Force
Filing Date 2015-02-23
First Publication Date 2015-06-18
Grant Date 2015-12-29
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided is an apparatus for converting a continuous-time, continuously variable signal into a sampled and quantized signal, which includes an input line for accepting an input signal, multiple processing branches coupled to the input line, and an adder coupled to outputs of the plurality of processing branches. Each of the processing branches includes a sampling/quantization circuit and a digital bandpass interpolation filter having an input coupled to an output of the sampling/quantization circuit. The digital bandpass interpolation filters in different ones of the processing branches have frequency responses that are centered at different frequencies. The digital bandpass interpolation filter in at least one of the processing branches includes: (i) a quadrature downconverter, (ii) a first lowpass filter and a second lowpass filter, (iii) a first interpolator and a second interpolator, each having an input for inputting a variable interpolant value, and (iv) a quadrature upconverter.

IPC Classes  ?

  • H03M 1/12 - Analogue/digital converters
  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/08 - Continuously compensating for, or preventing, undesired influence of physical parameters of noise

25.

Sampling/quantization converters

      
Application Number 14567496
Grant Number 09209829
Status In Force
Filing Date 2014-12-11
First Publication Date 2015-04-02
Grant Date 2015-12-08
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. One such apparatus includes an input line for accepting an input signal that is continuous in time and continuously variable, multiple processing branches coupled to the input line, and an adder coupled to outputs of the processing branches. Each of the processing branches includes a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit coupled to an output of the continuous-time quantization-noise-shaping circuit, a digital bandpass filter coupled to an output of the sampling/quantization circuit, and a line coupling an output of the digital-to-analog converter circuit back into the continuous-time quantization-noise-shaping circuit. A center frequency of the digital bandpass filter in each the processing branch corresponds to a minimum in a quantization noise transfer function for the continuous-time quantization-noise-shaping circuit in the same processing branch.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

26.

Conversion of a discrete time quantized signal into a continuous time, continuously variable signal

      
Application Number 14537122
Grant Number 09048865
Status In Force
Filing Date 2014-11-10
First Publication Date 2015-03-05
Grant Date 2015-06-02
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 1/66 - Digital/analogue converters
  • H03F 1/32 - Modifications of amplifiers to reduce non-linear distortion
  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/74 - Simultaneous conversion
  • H04L 27/04 - Modulator circuitsTransmitter circuits

27.

Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal

      
Application Number 13647301
Grant Number 08896471
Status In Force
Filing Date 2012-10-08
First Publication Date 2014-11-25
Grant Date 2014-11-25
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/74 - Simultaneous conversion

28.

Multi-mode sampling/quantization converters

      
Application Number 13844948
Grant Number 08917198
Status In Force
Filing Date 2013-03-16
First Publication Date 2014-09-18
Grant Date 2014-12-23
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one implementation, an apparatus includes multiple processing branches, each including: a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit, and a digital bandpass filter. A combining circuit then combines signals at the processing branch outputs into a final output signal. The continuous-time quantization-noise-shaping circuits include adjustable circuit components for changing their quantization-noise frequency-response minimum, and the digital bandpass filters include adjustable parameters for changing their frequency passbands.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • H03M 1/12 - Analogue/digital converters

29.

Apparatuses and methods for linear to discrete quantization conversion with reduced sampling variation errors

      
Application Number 14056917
Grant Number 09000967
Status In Force
Filing Date 2013-10-17
First Publication Date 2014-02-13
Grant Date 2015-04-07
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided is an apparatus for converting a continuous-time, continuously variable signal into a sampled and quantized signal, which includes an input line for accepting an input signal, multiple processing branches coupled to the input line, and an adder coupled to outputs of the plurality of processing branches. Each of the processing branches includes a sampling/quantization circuit and a digital bandpass interpolation filter having an input coupled to an output of the sampling/quantization circuit. The digital bandpass interpolation filters in different ones of the processing branches have frequency responses that are centered at different frequencies. The digital bandpass interpolation filter in at least one of the processing branches includes: (i) a quadrature downconverter, (ii) a first lowpass filter and a second lowpass filter, (iii) a first interpolator and a second interpolator, each having an input for inputting a variable interpolant value, and (iv) a quadrature upconverter.

IPC Classes  ?

  • H03M 1/12 - Analogue/digital converters
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

30.

Linear to discrete quantization conversion with reduced sampling variation errors

      
Application Number 13535037
Grant Number 08581768
Status In Force
Filing Date 2012-06-27
First Publication Date 2013-11-12
Grant Date 2013-11-12
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided is, among other things, an apparatus that includes an input line for accepting an input signal that is continuous in time and continuously variable. Multiple processing branches are coupled to the input line, each including: (a) an analog bandpass filter, (b) a sampling/quantization circuit coupled to an output of the analog bandpass filter, and (c) a digital bandpass filter coupled to an output of the sampling/quantization circuit. An adder is coupled to outputs of the processing branches. The digital bandpass filters in different ones of the processing branches have frequency response bandwidths that are centered at different frequencies, and the analog bandpass filters in different ones of the processing branches have frequency responses with bandwidths that are at least 25% greater than the frequency response bandwidths of the digital bandpass filters in their respective processing branches.

IPC Classes  ?

31.

Conversion of a discrete time quantized signal into a continuous time, continuously variable signal

      
Application Number 13400019
Grant Number 08294605
Status In Force
Filing Date 2012-02-17
First Publication Date 2012-10-23
Grant Date 2012-10-23
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive nonlinear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

32.

Sampling/quantization converters

      
Application Number 13363517
Grant Number 08943112
Status In Force
Filing Date 2012-02-01
First Publication Date 2012-05-24
Grant Date 2015-01-27
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. One such apparatus includes an input line for accepting an input signal that is continuous in time and continuously variable, multiple processing branches coupled to the input line, and an adder coupled to outputs of the processing branches. Each of the processing branches includes a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit coupled to an output of the continuous-time quantization-noise-shaping circuit, a digital bandpass filter coupled to an output of the sampling/quantization circuit, and a line coupling an output of the digital-to-analog converter circuit back into the continuous-time quantization-noise-shaping circuit. A center frequency of the digital bandpass filter in each the processing branch corresponds to a minimum in a quantization noise transfer function for the continuous-time quantization-noise-shaping circuit in the same processing branch.

IPC Classes  ?

  • G06F 17/15 - Correlation function computation
  • H03M 3/00 - Conversion of analogue values to or from differential modulation

33.

Sampling/quantization converters

      
Application Number 13304588
Grant Number 08604957
Status In Force
Filing Date 2011-11-25
First Publication Date 2012-03-22
Grant Date 2013-12-10
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one representative embodiment, an apparatus includes multiple quantization-noise-shaping continuous-time filters, each in a separate processing branch and having an adder that includes multiple inputs and an output; an input signal is coupled to one of the inputs of the adder; the output of the adder is coupled to one of the inputs of the adder through a first filter; and the output of a sampling/quantization circuit in the same processing branch is coupled to one of the inputs of the adder through a second filter, with the second filter having a different transfer function than the first filter.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

34.

Multi-bit sampling and quantizing circuit

      
Application Number 13227668
Grant Number 08819101
Status In Force
Filing Date 2011-09-08
First Publication Date 2012-03-08
Grant Date 2014-08-26
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses methods and techniques for performing multi-bit quantization. One such apparatus includes an input signal line; a first comparator having a first input coupled to the input signal line, a second input coupled to a first reference signal, and an output; a rectifier having an input coupled to the input signal line and also having an output; and a second comparator having a first input coupled to the output of the rectifier, a second input coupled to a second reference signal, and an output, with the first comparator and the second comparator being clocked so as to produce sequences of quantized samples at substantially the same times.

IPC Classes  ?

  • G06G 7/00 - Devices in which the computing operation is performed by varying electric or magnetic quantities
  • H03M 1/36 - Analogue value compared with reference values simultaneously only, i.e. parallel type

35.

Multimode sampling/quantization converters

      
Application Number 12985214
Grant Number 08416111
Status In Force
Filing Date 2011-01-05
First Publication Date 2011-07-07
Grant Date 2013-04-09
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one implementation, an apparatus includes multiple processing branches, each including: a continuous-time quantization-noise-shaping circuit, a sampling/quantization circuit, and a digital bandpass filter. A combining circuit then combines signals at the processing branch outputs into a final output signal. The continuous-time quantization-noise-shaping circuits include adjustable circuit components for changing their quantization-noise frequency-response minimum, and the digital bandpass filters include adjustable parameters for changing their frequency passbands.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

36.

Conversion of a discrete time quantized signal into a continuous time, continuously variable signal

      
Application Number 12970379
Grant Number 08264390
Status In Force
Filing Date 2010-12-16
First Publication Date 2011-06-16
Grant Date 2012-09-11
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple oversampling converters, each processing a different frequency band, operated in parallel; (2) multirate (i.e., polyphase) delta-sigma modulators (preferably second-order or higher); (3) multi-bit quantizers; (4) multi-bit-to-variable-level signal converters, such as resistor ladder networks or current source networks; (5) adaptive non-linear, bit-mapping to compensate for mismatches in the multi-bit-to-variable-level signal converters (e.g., by mimicking such mismatches and then shifting the resulting noise to a frequently range where it will be filtered out by a corresponding bandpass (reconstruction) filter); (6) multi-band (e.g., programmable noise-transfer-function response) bandpass delta-sigma modulators; and/or (7) a digital pre-distortion linearizer (DPL) for canceling noise and distortion introduced by an analog signal bandpass (reconstruction) filter bank.

IPC Classes  ?

37.

Sampling/quantization converters

      
Application Number 12985238
Grant Number 08299947
Status In Force
Filing Date 2011-01-05
First Publication Date 2011-04-28
Grant Date 2012-10-30
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one representative embodiment, an apparatus includes multiple continuous-time quantization-noise-shaping circuits, each in a separate processing branch and having an adder that includes multiple inputs and an output; an input signal is coupled to one of the inputs of the adder; the output of the adder is coupled to one of the inputs of the adder through a first filter; and the output of a sampling/quantization circuit in the same processing branch is coupled to one of the inputs of the adder through a second filter, with the second filter having a different transfer function than the first filter.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation

38.

Sampling/quantization converters

      
Application Number 12824171
Grant Number 08089382
Status In Force
Filing Date 2010-06-26
First Publication Date 2010-12-30
Grant Date 2012-01-03
Owner PAGNANELLI FAMILY TRUST (USA)
Inventor Pagnanelli, Christopher

Abstract

Provided are, among other things, systems, methods and techniques for converting a continuous-time, continuously variable signal into a sampled and quantized signal. According to one representative embodiment, an apparatus includes multiple quantization-noise-shaping continuous-time filters, each in a separate processing branch and having an adder that includes multiple inputs and an output; an input signal is coupled to one of the inputs of the adder; the output of the adder is coupled to one of the inputs of the adder through a first filter; and the output of a sampling/quantization circuit in the same processing branch is coupled to one of the inputs of the adder through a second filter, with the second filter having a different transfer function than the first filter.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation